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Abstract
This thesis work is an investigation of the physical effects associated with the non-
equilibrium electron transport dynamics in the inversion layers of deep-submicron
silicon MOSFETs. These effects are the electron velocity overshoot, the hot-electron
injection barrier lowering, and the hot-carrier "cooling" effect. These macroscopic
effects reveal the microscopic mechanisms behind the unique transport dynamics of
high-energy electrons and holes under non-equilibrium conditions such as high elec-
tric fields and electric-field gradients in deep-submicron MOSFETs. They also have
profound impact on one of the most important issues regarding the evaluation of the
silicon MOSFET devices and thus the ULSI industry, the deep-submicron MOSFET
scaling. By pursuing the understanding of these physical effects from the perspective
of MOSFET scaling, one can take a different view of the MOSFET scaling issues
from the traditional one based on the classical scaling theory, and thus follow a new
methodology that is theoretically plausible and practically efficient to unify all fun-
damental quantities in deep-submicron MOSFET scaling and providing the insight
of deep-submicron MOSFET design.
High performance sub-0.1 pm MOSFET devices (SSR MOSFETs) using X-ray
lithography, self-aligned COSi2 silicide formed by TilCo laminates, super-steep retro-
grade channel doping, and ultra-shallow source/drain extension structure with "halo"
doping are demonstrated. These SSR MOSFETs exhibit the best-to-date perfor-
mance with a given amount of short-channel effect. X-ray lithography is proven to be
a highly promising lithography technology for deep-submicron MOSFET fabrication.
The ultra-shallow source/drain extension structure coupled with TilCo bimetallic
COSi2 silicide is demonstrated to be highly effective in controlling short-channel ef-
fects and minimizing parasitic resistance. Super-steep retrograde channel doping is
shown to be highly effective in preventing device punchthrough, while maintaining the
device electrostatic integrity. The excellent overall behavior of these SSR MOSFETs
guarantees unambiguous device measurements.
Experimental Study of Electron Velocity
The electron velocity overshoot in silicon inversion layers is investigated using
sub-0.1 gm SSR MOSFETs. It is found that the average electron velocity is not yet
in the overshoot regime. From the perspective of deep-submicron MOSFET scaling,
there exists a trade-off between the electron velocity and the device short-channel
effects, such as the drain-induced barrier lowering effect and the punchthrough.
The correlation between gate and substrate currents in n-channel MOSFETs with
Lff down to 0.1 m is investigated within the general framework of the lucky-
electron model. It is found for the first time that the correlation coefficient, I)b/(Dj,
decreases with decreasing Lff in the 0.1 m regime. This hot-electron injection
barrier lowering effect is confirmed by numerical simulations which incorporate non-
equilibrium dynamical effects. This effect indicates the increasing decoupling between
channel hot-electron injection and impact ionization with decreasing Lff in the deep-
submicron regime.
The hot-carrier "cooling" effect is investigated at both 300 K and 77 K. The
reduction in the normalized substrate current with decreasing Lff is not observed
at both temperatures. The same observation is made for p-channel MOSFETs. The
normalized gate current is characterized with decreasing Lff. It is found that there
is no indication of gate current reduction with Lff either.
The scaling relationships among all the fundamental quantities of deep-submicron
MOSFETs, device speed, drain-induced barrier lowering, effective channel length,
and hot-carrier-induced currents are investigated with both device measurements and
numerical simulations following a new methodology using nonlinear regressions. The
dependence of these relationships on channel and source/drain parameters is studied.
With this new scaling methodology, all fundamental quantities of MOSFET scaling
are unified in the deep-submicron regime. It is found that the scaling relationships
among them can be expressed in appropriate power-law forms with excellent statistical
significance for both experimental and simulation data samples, there exist universal
trade-off relationships among the performance, the short-channel effect, and the hot
carrier currents, with respect to the threshold voltage and the channel doping profile,
and the trade-off between the performance and the short-channel effect is dominated
by the source/drain parameters.
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Chapter 
Introduction
The dynamics of electron transport in the inversion layers of extremely short-channel
MOSFETs is of crucial importance to the understanding of deep-submicron MOS-
FET operations and their practical implications in today's ULSI (Ultra Large Scale
Integrated-circuit) systems. When the energy relaxation time of high-energy elec-
trons is comparable to their transport duration, as may be the case in the inversion
layer of an extremely short-channel MOSFET with its effective channel length on
the order of the electron energy relaxation length scale, the electrons undergo an
essentially non-equilibrium transport process. That is, the energy exchange process
between the electrons and the lattice never reaches steady-state equilibrium and the
transport process is quasi-ballistic in nature. One of the most prominent phenomena
associated with. this non-equilibrium nature of dynamic electron transport is the so-
called electron velocity overshoot. Namely, the electrons in the inversion layer of an
extremely short-channel MOSFET may exhibit an average drift velocity higher than
their presumed saturation velocity in bulk silicon. This is of great interest to the
ULSI industry, as it gears towards making shorter and shorter channel length MOS-
FETs. elocity overshoot was first predicted by Monte Carlo simulations 45], and
then was observed experimentally at both room and low temperatures, T _- 77 K and
T = 42 K [11, 55]. The understanding of this phenomenon is of both theoretical and
practical importance. It is expected that electron velocity overshoot in extremely
short-channel MOSFETs provides the extra amount of current drive beyond what
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is predicted by the conventional "drift-diffusion" model that does not take velocity
overshoot into account.
In Chapter 3 the theoretical background of electron velocity overshoot in the
framework of a hydrodynamic model is introduced. Then the experimental results
from the past and present are presented and compared. The impact of electron veloc-
ity overshoot i extremely short-channel MOSFETs based on the new experimental
observations from this thesis work is discussed from the perspective of MOSFET
scaling theory which is discussed in more detail in Chapter 4.
As recent as a decade ago, there were arguments that silicon-based MOSFET de-
vices would reach their performance or fabrication limit of 025 pm minimum channel
length and 500 MHz switching speed imposed by the laws of semiconductor physics.
Yet today there is no lack of successful demonstrations of practical and robust 0.1 pm
channel length silicon MOSFETs which switch on and off at astonishing times in the
10 ps range 25, 55, 35, 64, 33]. How short silicon MOSFETs can go, how well they
behave, how fast they can be switched on and off, and how long they last have been
been the questions of ultimate importance and great interest. The answers to those
questions are important because they determine the future of silicon-based ULSI
(Ultra-Large-Scale-integrated circuit) systems and thus the future direction of the
whole semiconductor and computer industry, and the answers are interesting because
they reveal the fundamental principles of semiconductor device physics. The funda-
mental scaling limits of silicon MOSFETs and the improvement of the scaling theories
[16, 5 3 to provide a proper guide for deep-submicron MOSFET design are the two
key issues that need to be addressed in order to answer those questions.
In Chapter 4 the scaling relationships among the three fundamental quantities of
deep-submicron MOSFETs, device speed, gIWC,,.,, drain-induced barrier lowering
6 Vt(DIBL), 6 Vds, and effective channel length, Lff, are investigated with both device
measurements and numerical simulations. The dependence of these relationships
on the particular set of channel and source/drain parameters is also investigated
experimentally and by numerical simulations in the deep-submicron Lff regime from
0.5 pm down t sub-0.1 gm.
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One of the most prominent manifestations of non-equilibrium carrier transport
phenomena in the inversion layer of deep-submicron MOSFETs is the hot-carrier ef-
fects associated with the non-equilibrium dynamic transport of conduction electrons
and holes under ultra-high electric field and electric field gradient. In a silicon MOS-
FET, hot-carrier phenomena result in the generation of substrate current and gate
current through impact ionization and hot-carrier injection into the gate insulator
P02). These two macroscopic quantities (currents) carry the information which
reveals the physics of the microscopic hot-carrier scattering processes in the silicon
inversion layer. By investigating the characteristic dependence of those currents with
respect to an appropriate set of device parameters, specific information about the
non-equilibrium transport dynamics of high-energy carriers can be extracted. On
the practical side, understanding the physics of hot-carrier effects in silicon MOS-
FETs plays an important role in determining device degradation mechanisms and
thus the improvement of MOSFET design, especially in the deep-submicron regime
where hot-carrier-induced device degradation is expected to be significant.
In Chapter 5, the theory of hot-carrier current generation is introduced. A new
effect, hot-electron injection barrier-lowering effect, discovered in this thesis work and
believed to be associated with the non-equilibrium nature of hot-electron transport
in extremely short-channel MOSFETs, is discussed. Another non-equilibrium hot-
carrier effect, the hot-electron "cooling" effect, is investigated at both room and
liquid nitrogen temperatures. Finally, the role of hot-carrier-induced currents in deep-
submicron MOSFET scaling is introduced in the scope of Chapter 4 and a new
MOSFET scaling methodology is introduced to unify all four fundamental aspects
of MOSFET devices: device performance, device characteristic dimensions, device
short-channel effect, and device hot-carrier effect.
In Chapter 3 the main conclusions from the previous chapters are summarized,
and the possible future directions in the area of deep-submicron MOSFET physics
and technology are discussed.
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Chapter 2
Sub-0.1 mm \40SFET: Design,
Fabrication, and Characterization
2.1 Sub-0.1 pm n-Channel MOSFET Design
2.1.1 Design objectives
The deep-submicron MOSFET transistors in a modern ULSI system should be de-
signed according to the following three criteria: (1) maximization of device current
and/or device speed, 2 minimization of device short-channel effect, and 3 max-
imization of device punchthrough resistance. The first design criterion ensures the
current drive capability and switching speed, and the last two ensure unambiguous
on-and-off states at low power supply voltages. To achieve high current drive or high
device speed, the MOSFET effective channel length, Lff, must be short enough, as
the drain current, Id, and the device speed, gIWC,.,;, are proportional to Lff-',
where a is a positive constant (see Chapter 4 for more detail). Also, the source-to-
drain parasitic resistance, Rd, must be low enough so that the extrinsic or "usable"
transconductance, g, can be as close to the intrinsic transconductance, gmi, as pos-
sible (see Section 23 of this chapter for more detail). To minimize the short-channel
effect, which is rpresented by the drain-induced-barrier-lowering effect MBL) 6t
7 6Vd-s
the MOSFET source/drain junction must be shallow and abrupt enough to reduce the
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drain influence on the device turn-on/off characteristics at operational drain voltages
(see Section 23 of this chapter and Chapter 3 and 4 for more detail). To min-
imize the device punchthrough, the charge concentration in the device sub-surface
bulk must be igh enough to raise the electrostatic potential, suppress the depletion
width expansion around the drain, and confine the conduction carriers in the inverted
channel. The following sections address these three objectives and the specific device
design techniques to accomplish them.
2.1.2 Channel design
Super-steep-retrograde channel doping (SSR) is used to suppress the device punchthrough
[2, 52]. The designed SSR channel doping profiles are shown in Fig. 21, as obtained
from SPREM-11I device simulator 22]. The SSR channel doping is carried out
first by a shallow indium ion implant to adjust the threshold voltage and raise the
sub-surface-bulk charge concentration, and then by a deep boron ion implant to raise
the charge concentration of the sub-surface as well as deep bulk regions. As shown in
Fig. 21, the three SSR doping profiles, SSR-I, II, and III, have different surface, peak,
and bulk dopant concentrations for the purpose of comparing the device performance
and short-channel effect. In addition, a STEP doping profile is also designed for the
comparison to the SSR profiles. Ion implant parameters and the corresponding long-
channel threshold voltages, Vt, for the SSR and STEP channel dopings are listed in
Table 2 .
All three SSR profiles and the STEP profile have a calculated surface impurity
concentration lower than or equal to N, 1.0 X 11 CM-3 . This is to ensure that the
surface impurity concentration is low enough so that the impurity scattering does not
become the dominant scattering mechanism and the carrier mobility is not degraded
due to high vertical electric field under certain bias conditions 28] (see Chapter 4 for
more detail).
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SSR-I I Indium: 5.0 x 1012 250 KeV; Boron: 5.0 x 1012 75 KeV 0.37 V
SSR-II Indium: 5.0 x 1012, 100 KeV; Boron: 5.0 x 1012 35 KeV 0.43 V
SSR-III Indium: 16 x 1012, 100 KeV; Boron: 5.0 x 1012 50 KeV 0.47 V
STEP BF2: 1.0 X 1012 50 KeV; 0.21 V
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Table 21: Ion-implant parameters for Super-Steep Retrograde (SSR) and uniform
(STEP) channel doping profiles shown in Fig. 21. The threshold voltage, V, is the
measured value.
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Figure 21: Super-Steep-Retrograde (SSR) and Step (STEP) channel doping profiles
with ion-implant conditions summarized in Table 21.
2.1.3 Source/drain design
A shallow and moderately long source/drain extension structure is used to improve the
short-channel behavior of the SSR MOSFETs. Two crucial technological elements,
indium pre-amorphization and "halo" substrate doping 53], and TilCo bimetallic
COSi2 self-align silicide 59], are implemented to form the extension source/drain
structure. Implanting indium before the arsenic extension implant amorphizes the
crystal structure of the source/drain active area and thus significantly reduces the
implant "channeling" effect of the subsequent ion implant so that the extension junc-
tion depth can be controlled within the sub-50 n range, which is necessary for
sub-0.1 m scale MOSFETs according to the classical scaling rules 16, 5, 38]. It also
provides a "halo" doping around the extension junction, which forms a p-n+ type
of extension rather than a conventional p--n+ type. Fig. 22 shows vertical doping
profiles of the indium and arsenic extension implants. As can be seen, the indium
dopant profile has a longer tail than the arsenic profile at an impurity concentration
on the order of 1019 CM-3 or below. This "halo" doping can greatly improve the
device short-channel behavior for it makes the extension junction more abrupt and
the depletion width less susceptible to the drain influence.
The final dvice cross-section is schematically shown in Fig. 23, where all the
important technological elements mentioned above are indicated.
The designed device structures are simulated with MINIMOS-4 device simula-
tor [51] to examine if the designed device indeed shows satisfactory short-channel
behavior, i.e., drain-induced barrier lowering and device punchthrough, and device
performance, i.e., transconductance. Fig. 24 shows the simulated subthreshold char-
acteristics of a Lff = 0.1 p n-channel MOSFET with a SSR-III channel doping
profile and a gate oxide thickness of t. = 5.0 nm. As it clearly shows, there is no sign
of device punchthrough (see Chapter 3 and 4 for more detail), and the drain-induced
6 tbarrier lowering, , measured by the amount of parallel shift in the log(ld) vs. V,
6Vds
curves from Vd = 0.05 V to 1.5 V, is less than 80 mV/V.
Fig. 25 shows the simulated saturation transconductance, g,, of n-channel MOS-
FETs with the same SSR-III channel doping profile, the same t,, = 50 n, and vari-
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Figure 23: The cross-sectional schematic of a sub-0.1 gm SSR n-channel MOSFET
device (not to scale). The "halo" doping is an approximately 10 nm wide p-type
region (indiumimplant) around the n+-type arsenic source/drain extension.
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Figure 24: The simulated subthreshold characteristics of a Lff = 0.1 m n-channel
MOSFET with t,., = 5.0 nm and a SSR-III channel doping profile described in Ta-
ble 21 and Fig. 21.
ous effective channel lengths from Lff = 0 gm to 5 gm. The MINIMOS velocity-
saturation model is used here. As clearly demonstrated, the saturation transconduc-
tance of the Lff = .1 m device reaches nearly 500 mS/mm at Vd = 20 V, which
corresponds to an average electron velocity of 72 x 106 cm/s with t. = .0 nm.
The excellent 6 t and g values obtained from the device simulations demon-
6 Vds
strate that the specific device design techniques used here are effective in achieving
the three design objectives outlined earlier.
2.2 Sub-0.1 gm n-Channel MOSFET Device
Fabrication
Unique fabrication processes are eeded to implement the technological elements
mentioned in the previous sections in order to realize the design objectives for sub-
0.1 Mm MOSFET performance and short-channel effects. In order to achieve high
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Figure 25: The simulated saturation transconductance, g, of n-channel MOSFETs
with t = 0 nm, Lff = 0.1 - pm, and SSR-III channel doping profiles
described in Table 21 and Fig. 2-1. The saturation drain voltage Vd = 20 V.
current drive and high transconductance, the MOSFET polysilicon gate has to be
well defined in the sub-0.1 m range, i.e., having smooth edges, minimal line-width
variations, robust step coverages, and vertical side walls. The polysilicon gate has
to have a smooth edge, since otherwise it is equivalent to many "sub-gates" with
varying effective channel lengths in parallel, which is in turn equivalent to many
"sub-devices" with different threshold voltages in parallel. X-ray lithography is used
for device polysilicon gate definition throughout the device fabrication process in this
thesis work for its high process latitude, high throughput (comparing to electron-
beam lithography), and robust capability of defining resist patterns with minimum
line-widths down to sub-0.1 p range. In order to fabricated shallow and abrupt
source/drain junctions, indium pre-amorphization followed by low-energy arsenic ion
implant is used to reduce the junction depth. In order to minimize the device para-
sitic resistance, an elaborate TilCo bimetallic self-aligned Si2 silicide is used for
its low sheet resistance and thermal stability. The following sections address the de-
tailed fabrication processes for the polysilicon gate definition and the source/drain
27
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Figure 26: The schematic of the proximity X-ray lithography.
junction formation.
2.2.1 X-ray lithography
Fig 26 shows the schematic of proximity X-ray lithography. The LOCOS-patterned
silicon substrate is deposited with undoped polysilicon (typically 300 nm thick), low-
temperature oxide (typically 50 nm thick), which acts as a hard mask for the pattern
transfer from the resist layer to the polysilicon gate layer, and chemically-amplified
resist (approximately 400 nm thick SAL-601 negative resist). The X-ray mask consists
of a SiN,, membrane (typically about gm thick) with Au X-ray absorbers (typically
200 n thick) patterned by electron-beam lithography and electroplated (see 37, 12]
for more detail on X-ray mask fabrication). The minimum fe-ature size on the SSR
MOSFET X-ray masks is about 80 nm.
On the system level, the X-ray lithography process is carried out in a custom-
built X-ray alignment/exposure system shown in Fig. 27. The substrate is placed
onto an alignment stage under the X-ray mask with a micro-gap in-between (typically
3 gm - m) The micro-gap magnitude and uniformity are controlled by observing
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incident X-ray
TO
Figure 27: The custom-built X-ray lithography alignment and exposure system [37].
the interference patterns under monochromatic illumination (typically green light
illumination in this process). The alignment stage is controlled by X-Y-6 piezos for
the fine alignment and micrometers for the coarse alignment. The X-ray source is
a CUL point source with a wave length of 132 nm. The alignment is conducted
outside the exposure chamber using a CCD camera and a microscope. The exposure
is carried out in a helium environment at atmosphere pressure, which has an oxygen
concentration of less than 250 ppm for minimizing the X-ray attenuation.
The final polysilicon-gate formation step involves a two-step dry-etching and
pattern-transferring process. After the resist is patterned by X-ray lithography, the
substrate is etched in a CHF3 RIE environment to transfer the resist pattern onto
the LTO hard mask. Then the polysilicon-gate layer is etched in a C2 plasma en-
vironment to transfer the LTO pattern. These two etching processes are chosen for
their high selectivity and capability of reproducing vertical side walls during pattern
transfers. Fig. 28 shows a resist/LTO-mask gate structure defined by X-ray lithog-
raphy and CHF3 etching. Fig. 29 shows a final polysilicon gate structure defined
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Figure 28: SEM micrograph of a resist(SAL-601)/LTO-mask gate structure defined
by X-ray lithography and CHF3 etching. The SAL-601 resist is about 400 n thick,
and the LTO hard-mask is about 50 nm thick.
by C12 etching. The excellent step coverage and the smooth edges of the 0.1 pm-
scale polysilicon gate pattern clearly demonstrate the high process latitude and the
robustness of the X-ray lithography technology used in this thesis work.
2.2.2 Channel doping
After the LOCOS formation, a layer of dry oxide is thermally grown on the active
area, which has the same thickness as the final gate oxide, t = 53 nm. This oxide
layer acts as the "screening" oxide for the channel doping implant, during which the
indium is implanted first and the boron is implanted afterwards. Then a 53 nm thick
oxide layer is grown at 850'C in a dry 02 environment to form the gate dielectric, and
a 300 nm thick undoped polysilicon is deposited via a CVD process. The channel
dopants are activated by the thermal process later during the source/drain formation
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Figure 29: SEM micrograph of a polysilicon gate structure defined by LTO hard-
mask and C12 etching. The polysilicon gate is about 300 n thick.
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described in next section.
2.2.3 Source/drain junction formation
As shown in Fig. 23, the indium-arsenic extension source/drain structure is formed
according to the following fabrication sequence. A thin layer of LTO (typically
1 - 12 nm) is deposited as a "screening" (i.e., randomizing) oxide layer for the
subsequent ion implant. A moderate indium implant, at a dose of 1.0 x 1012 Cm -2
and energy of 40 KeV, is carried out to pre-amorphize the source/drain junction area.
Then a low-energy arsenic implant is carried out at a dose of 90 x 1014 CM-2 and
energy of 10 KeV to form the shallow extension. After this two-step extension ion
implant, a layer of 50 nm thick LTO and a layer of 200 nm thick silicon nitride are
consecutively deposited, and subsequently etched in a low-power 4 plasma environ-
ment to form an approximately 180 nm thick spacer around the polysilicon-gate side
wall. Then the second arsenic ion implant, at a dose of 5.0 x 1015 C-2 and energy of
20 KeV, is carried out to form the deep source/drain junctions. The added junction
depth is an "insurance" against aluminum-contact spiking. The polysilicon gate and
source/drain dopant activation is done strictly with a rapid thermal annealing (RTA)
process at a temperature of at least 000'C for 20 s or longer. A novel self-aligned
COSi2 technology using titanium(- 35 n thick)/cobalt(- 14 nm thick) bimetallic
laminate is then formed on the polysilicon gate and the deep source/drain junction
area 59], which has a final sheet resistance of - 9 /0 on the n source/drain and
1 - 15 Q/D on the n polysilicon gate. Finally, aluminum contacts are formed on
LTO passivation layers.
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2.3 Sub-0.1 Mm n-Channel MOSFET
Characterization
A generalized form of the saturation drain current, Id, can be written as 61],
(V _ W C gs t)2
Id = L "XIIef f 2(1 + ) AL (2.1)
eff + 1 L
eff6c eff
where W and L are the device channel width and length, respectively, Cx is the
gate capacitance, f f is the effective carrier mobility, Vg, is the gate voltage, t is
the threshold voltage depending on the drain voltage Vd, is a substrate depletion
correction factor due to non-uniform depletion source/drain under finite drain voltage,
Vd,, Vd,,,t is the drain voltage at which Id saturates (i.e., becomes independent of drain
voltage, Vd,), 6, is a "critical" electric field at which the carrier velocity saturates
with increasing electric field, and L the effective channel length modulation due
to the finite pinch-off length in the saturation region. Experimental data show that
6, ;z 4 x 104 V/cm for electrons and , _- 60 x 104 V/cm for holes 57]. , pqf,
Vdsat, and AL are all functions of g, - Vt. This equation takes into account the effects
of channel length modulation, velocity saturation, and mobility degradation.
The extrinsic transconductance g, is obtained from the device I - V character-
istics,
gm (2.2)
g S 1 Vd.,
The gate oxide thickness, t,.,, is extracted from the gate-oxide capacitance, C,
Esieo/tox, measured on a large-area MOS transistor in the inversion mode.
The effective channel length, Lff, and the source-to-drain parasitic resistance,
Rd, are extracted simultaneously using the method described in 66 9 The effective
channel width, Wf f , is extracted with the linear transconductance (gm,) ratio method
after effective channel length is known, according to
W - AW = Weff)i = (g,,,jLeff)i = constant i = 1 2 ..., n (2.3)
33
where the index i = 1 2 ... , n represents individual devices with different Leff or gm,
The short-channel effect is represented by the amount of drain-induced barrier
6Vlowering (DIBL), L, defined by
6Vds
6 Vt Vt(VdsO - Vt(Vds) (2.4)
6Vds Vds - dsO
which has units of mV/V with Vd, typically taken as 1. - 20 V and VdO taken
6V
as 0.05 V. In practice, L is measured as the amount of parallel shift in the
Wds
log Id vs. V., curves from VdO to Vd, at a drain current of d1W = PA/iLm.
The SSR n-channel MOSFETs are characterized with the methods mentioned
above. Fig. 210 and 211 show the drain current per channel width, dIWff, vs.
the drain voltage, Vds, and the gate voltage, V9, characteristics, respectively, of a
Leff = 0.085 pm NMOSFET with a SSR-111 channel doping profile.
As can be seen from the dIWf f vs. Vds characteristics, the device exhibits a
saturation current of 074 mA/pm at Vds= 20 V and Vgs = 20 V, while maintain-
ing excellent subthreshold characteristics and short-channel behavior with a thresh-
old voltage of 036 V, a subthreshold slope of 88.1 mV/decade a DIBL value of
about 100 mV/V, and little device punchthrough. The excellent current drive is un-
doubtedly attributable to the exceptionally low source-to-drain parasitic resistance,
Rsd 200 - 230 - m, and extremely short channel length, Lff = .085 m.
The excellent subthreshold and short-channel behavior are undoubtedly attributable
to the well designed SSR channel doping profile and the well controlled source/drain
junction structure (in particular, the indium "halo" substrate doping and the shallow
source/drain extension). More SSR MOSFET characterizations on the device perfor-
mance and the short-channel effects are demonstrated in more detail in Chapter 4.
2.4 Conclusion
High performance sub-0.1 /Lm MOSFET devices using X-ray lithography, self-aligned
COSi2 silicide formed by TilCo laminates, super-steep retrograde channel doping,
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and ultra-shallow source/drain extension structure with "halo" doping are demon-
strated. These SSR n-channel MOSFETs exhibit very high saturation current drive
and transconductance with minimal short-channel effects. X-ray lithography is proven
to be a highly promising lithography technology for deep-submicron MOSFET fab-
rication. The ultra-shallow source/drain extension structure coupled with TilCo
bimetallic COS'2 silicide used in this thesis work is demonstrated to be highly effec-
tive in controlling short-channel effects and minimizing parasitic resistance. Super-
steep retrograde channel doping is shown to be highly effective in preventing de-
vice punchthrough, while maintaining the device electrostatic integrity. The SSR
n-channel MOSFETs demonstrated in this chapter exhibit excellent overall behavior,
i.e, high performance, well-controlled short-channel effects, and minimal leakage cur-
rents. This is essential for unambiguous device measurements that provide accurate
experimental data for the investigation of deep-submicron MOSFET physics.
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Chapter 3
Physics of Velocity Overshoot in
Perspective of OSFET Scaling
In this chapter, the theoretical background of electron velocity overshoot in the frame-
work of a hydrodynamic model is introduced. Then the experimental results from the
past and present are presented and compared. Finally, the impact of electron velocity
overshoot in extremely short-channel MOSFETs based on the new experimental ob-
servations from this thesis work is discussed from the perspective of MOSFET scaling
theory which is discussed in more detail in Chapter 4.
3.1 Electron Velocity Overshoot in Si MOSFETs
3.1.1 Hydrodynamic transport model
Hydrodynamic theory has been widely used to model the electron velocity overshoot in
deep-submicron MOSFETs for its theoretical simplicity and computational efficiency.
The model is derived from the Boltzmann equation, which can be formally written
as:
df (r(t), k(t)) 9f (r(t), k(t)) A dr V r) f (r (t), k (t))
+ Vk +dt at dt dt
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- af (r(t), k(t)) I cot
at (3.1)
where f (r(t), k(t))d'rd'k is interpreted as the number of electrons in the phase space
element drd'k, and the equations of motion, within the semi-classical framework,
are given by
A
dt
e
= -- (E+v x B)
h (3.2)
dr I
- = - '7k(E(k))
dt h
where E(k) is the electron energy.
The collision term can be written in the following general form:
(3.3)
af (r(t), k(t))
at (3.4)
where P(k, k) is the transitional probability for an electron to undergo a transition
from state k to k, and,
3(k) I f (r(t), k(t))d r. (3.5)
Due to the extreme difficulty of obtaining an analytical closed-form expression
for the collision term, af(r(t),k(t V one of the common practices is to make the
at I co
following "relaxation time" approximation:
af (r(t), k(t))
at
f A fi
I cot=-T- T (3.6)
where f is the "one-particle" joint electron density distribution taking into account
only the one-particle interaction, and fo is the equilibrium electron density distribu-
tion which takes the Fermi-Dirac form,
Ifo (Ek - (3.7)i + e(Ek-Ef)IkBT,
where T, is the electron temperature, and Ef is the electron Fermi energy. T is the
effective relaxation time which measures the rate at which the electrons approach the
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I ot :::: E [P (k, k) f (k') ( - f (k) - P (k ', k) f (k) (1 - f (k')) ]
equilibrium state in an ensemble average sense after the external electromagnetic or
thermal perturbation is turned off. -r is the Mathiessen's average of all the distinctive
relaxation times associated with all the possible electron-phonon, electron-ionized
impurity, electron-surface roughness, and electron-electron scattering processes. For
the typical momentum relaxation, energy relaxation, or thermal transfer processes in
semiconductors, the relaxation time -r is in general a function of electron crystal mo-
mentum, k, and electron energy, which is usually of a complicated form and requires
extensive resources to compute, and often its physical meanings are not intuitively
instructive.
The simplest form of the Boltzmann transport theory, the "drift-diffusion" model,
is obtained by taking the zeroth and the first moments of the Boltzmann equation,
known as the continuity equation and the momentum balance equation, respectively.
This model can be summarized in the following equation:
dr e(E) E + D, (E) Vrn(r) (3.8)
dt n(r)
where n(r) is the number density in position space, M,(E) the electron mobility, and
D,(E) the electron diffusion coefficient. The "drift-diffusion" model assumes that all
the characteristic transport quantities are only functions of the local electric field,
E, and it fails to capture the higher order effects due to high electric-field gradients
because it ignores the higher moments of the Boltzmann equation.
The hydrodynamic equations are obtained by taking up to the second moment of
the Boltzmann equation with the assumption of a displaced Maxwellian distribution
to describe the electron energy distribution:
h3 -*(V-V,)
(r (t), k (t)) e (3.9)(27rm*kBTe )3/2
where v9 is the electron group velocity and T, is the electron temperature. The
dynamics of electron transport in the inversion layer of a silicon MOSFET can be
described by the hydrodynamic equations coupled with the Poisson equation which
relates the electrostatic variables. The collision terms of the first and second moment
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equations are expressed in the relaxation time approximation with the characteristic
time scales, p and T, respectively. The full set of the hydrodynamic equations can
be expressed as follows:
Particle conservation equation:
a n + 1 - nv) = G (3.10)
at
Momentum conservation equation:
am*v kB
  + V*V - -q - -V(nT,) "*v (3.11)
at n TP
Energy conservation equation:
19,E kB E 0
- + V V(,E = -qE V V (nTv - -17 .(rVT,) (3.12)
at n n Te
Poisson equation:
,72 qr (n (r - ND+ (r) + N; (r)) (3.13)
S Z
where r) is the electrostatic potential, i is the silicon dielectric constant, and
n(r) is the inversion layer conduction electron density, and ND(r) and N(r) are
the ionized donor and acceptor concentrations, respectively. G is the net carrier
generation due to impact ionization and recombination. Tp and Te are the momentum
relaxation time and the energy relaxation time, respectively. They are in general
complicated functions of electron energy 44, 41, 27]. is the total electron energy
which is assumed to be composed of its random motion part and convective motion
part:
3 M*V 2
-kBTe + (3.14)
2 2
where v = v. E is the equilibrium electron ener 'kBTO-gy' 2
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3.1.2 Dynamics of electron velocity overshoot in MOSFETs
Electron velocity overshoot in silicon occurs when electrons exhibit an average drift
velocity higher than the saturation velocity under certain electric field distributions
and geometric configurations in silicon. Electron velocity saturation is a consequence
of electron-optical phonon scattering during which process the electrons gain energy
from an external electric field and at the same time lose energy to optical phonons
at a scattering rate, -r,-,p, that is a monotonically increasing function of electron
energy [50]. In the high electric field regime ( E _ 104 V/cm in silicon), the electrons
eventually gain and lose energy at the same rate due to the nature of the optical-
phonon scattering process so that their velocity ceases to increase with increasing
external electric field. However, as is demonstrated later in this section, the dynamic
nature of the hydrodynamic transport allows electron velocity overshoot under certain
non-equilibrium conditions. A simplified hydrodynamic model presented below will
capture that nature and demonstrate the possibility of electron velocity overshoot.
As schematically shown in Fig. 31 a one-dimensional electron velocity overshoot
model within the hydrodynamic framework can be presented as follows: the electrons
are in equilibrium with the lattice in the source of an MOSFET, T(x = ) To, and
they are constantly emitted at a steady rate from the source into the inverted channel,
and accelerated by the lateral electric field, E(x), across the channel where their
transport dynamics is governed by Eqs 310, 311, and 312, and they are injected
into the drain where they return to equilibrium with the lattice, T(x Lff = To,
where Lff is the effective channel length.
By assuming a uniformly distributed electric field, E(x = E, the hydrodynamic
equations can be rewritten as
d(nv)
dx G (3.15)
Trt * Vdv q - kB (nT,) m*v (3.16)
dx n dx TP
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Figure 31: A schematic of the coordinate system used for demonstrating electron
transport processes in a MOSFET.
vdE = -qEv - kB d(nTv) 1 d (r, dT, ) -
dx n dx n dx dx
6 - 60
Te
(3-17)
The momentum and energy relaxation times in this model can be approximated by
their homogeneous steady-state values which can be obtained by solving Eqs. 316
and 317 under steady state and homogeneous conditions, i.e. neglecting dldx terms.
The solutions are
'T (T' =M*V
qJEJ
(3.18)
and
3 T To M*
T, (TI = 2 kB qE 2 q 7, (T.T ) 3- nkB(T,2 -TO) IuoE2 (3.19)
where uo = n q 2 FP /M *is the conductivity de to electrons. It is assumed in obtainin-b
Eq 319 that the electron convective energy is much smaller than its random energy,ZD
I I M*V21 < I 3kB'T-d 45, 41], so tat the total electron energy is only a function of2 2 0
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electron temperature, _- kBT-,-2
The relaxation times in Eqs. 318 and 319 can also be expressed in terms of
the electron mobility, p(E = v/El, which is an experimentally observable quantity,
rather than the lateral electric field, E. A reasonable empirical relationship between
[t(E) and E is given in 6,
/lo (3.20)
A(E = (1 + poE/V,.t)2)1/2
where O = uE --+ 0) is the low-field (T, -- TO) electron mobility in bulk silicon,
and v,,,t is the electron saturation velocity in bulk silicon, which is believed to be
Vsat = 1.0 X 107 C/.S [19, 15, 14]. The generalized Einstein relation [58] gives
A(Te) TO Ao (3.21)
Te
where -y is an experimental fitting factor determining how fast p(T,) changes with T.
Combining Eq. 320 and Eq. 321 yields
'r (T.) 10 TO)_IY (3.22)
q Te
and
're Te = 3-kBTO O 1 (3.23)
2 q V2 tsa ( + T
Thus in this simplified model, the relaxation times are only functions of electron tem-
perature. The higher the low-field mobility, yo /i(To), the higher are the momentum
and energy relaxation times, and thus the more pronounced are the dynamical effects
of electron transport under ihomogeneous conditions such as the high electric field
gradient in an extremely short-channel MOSFET.
To provide a qualitative description of electron velocity overshoot, the hydrody-
namic model presented in Eqs 316 and 317 can be further simplified by omitting all
the derivative terms involving T, 26] and substituting in the relaxation times given
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in Eqs 322 and 3.23. The further simplified model becomes
dv qvM*V_ +  = _ E (3.24)
dx p (T,)
and
d (T, - To) TI, - TO 2 q
+ E (3.25)dx -F, p (T,) E 3 kB
where p(T,) is given by Eq. 321.
Electron velocity overshoot can be clearly demonstrated as a result of the dynamic
nature of Eqs. 324 and 325, when a "step" electric field, x = - = and
E(x = > 0, is introduced. Fig. 32 shows the -D electron velocity distribution
as a function of position, v(x), calculated by solving Eqs. 324 and 325 in a one-
dimensional silicon cathode-drift region-anode structure under a constant electric field
of = 50 KV/cm with various values of low-field mobility, go, and Fig. 33 shows
the corresponding electron temperature distribution as a function of position, T(x),
all at room temperature, To = 300 K.
Electrons are emitted from the source, x = -, into the bulk silicon, and are col-
lected by the drain boundary, x = 02 pm in this example. When exceeds about
500 CM2 /V. SeC, for a short distance from the source (x _- 0), the electrons exhibit ve-
locities higher than their steady-state saturation velocity, v,,,t = 1.0 x 10' cmls. The
portion of the space where the electrons exhibit velocity overshoot corresponds to the
portion where the electron temperature rises but has yet to reach its steady-state equi-
librium value. As soon as the electron temperature reaches its steady-state value, the
steady-state electron velocity falls back below the saturation velocity, v,,,t = 107 CM /S.
Thus, based on this simplified hydrodynamic model, electron velocity overshoot can
be viewed as the consequence of the slower icrease in electron temperature such that
the electrons acquire excessive amount of convective energy from the electric field in a
short distance to accelerate over v,,,t, while the energy balance between the electrons
and the silicon lattice has yet to be established to convert electron convective en-
ergy into thermal random energy via electron-phonon scattering. This phenomenon
is sometimes called a "non-local" effect or "non-stationary" effect.
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As can be seen in Fig. 32, it is the abrupt change in electric field from x O- to
x = + that causes electron velocity overshoot near the source boundary, but not the
uniform electric field in the channel region. This means that the higher the electric
field gradient, the more pronounced is electron velocity overshoot.
Electron velocity overshoot can benefit the current and transconductance improve-
ments in a MOSFET only when it happens over a significant portion of the device
channel, and otherwise, the improvement is minimal 4 30]. In an extremely short-
channel MOSFET, improvements are possible because the lateral electric field can be
fairly high even at the very beginning of the channel, ie, the source side, under certain
applied voltage configurations, as is shown by Monte Carlo simulations 32, 68, 20].
Fig. 34 and Fig. 35 show the electron velocity and electric field as a function of the
distance from the source, respectively, along the channel Si-SiO2 interface. For the
L = 233 nm dvice, the portion of the channel where the electron velocity exceeds
the saturation velocity, V"'t - 107 CMIs, is about 20% of the channel, whereas for
the L, 43 nm device, the portion is nearly 100% of the channel. This is because
the electric field near the source side for the L = 43 nm device increases much more
rapidly than that for the L = 233 nm device. The extra gain in the drain current and
transconductance over what is predicted by the drift-diffusion theory is significantly
greater for the much shorter L = 43 nm device.
3.2 Experimental Observations
3.2.1 Experimental techniques
The average electron velocity in the channel of a MOSFET can be extracted by its
macroscopic observables, such as output current, output conductance and capaci-
tance. As mentioned briefly in Chapter 2 the drain current of a MOSFET can be
written as
Id = WQI(X)V(X = WQ10V0 (3.26)
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Figure 34: Calculated (Monte Carlo simulation) electron velocity for three silicon
MOSFETs plotted against the distance from the source along the Si-SiO2 interface.
For the channel length L = 43 nm device, Vg, = 07 V and Vd, -- 06 V for the
channel length L, 103 nm device, Vg = 1. V and Vd = 1. V for the channel
length L, = 233 nm device, Vg = 25 V and Vd, 25 V. All sources and substrates
are grounded and To -- 300 K. The velocity is in the source-to-drain direction,
averaged over a depth of 10 nm below the interface.
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Figure 35: Calculated (Monte Carlo simulation) electric field for
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where W is the channel width, Ql(x) is the inverted channel charge density, QO =
Ql(x = ), v(x) is the conduction electron velocity in the channel, and vo = v(x = ).
The drain current can also be written in terms of the voltage applied at the gate
electrode, V, as
Id = WC'_,(Vg - Vt)VO  WCox(Vg, Vt)VO < WC.X(Vgs - Vt)Vsat (3.27)
where Vt is the threshold voltage for channel inversion, and C., is the gate-to-channel
capacitance per unit area, which is only slightly smaller than C,,.,, the static gate
oxide capacitance per unit area, when vo  Vsat 65, 53]. The above inequality holds
if electron velocity overshoot does not occur at the source side (x = 0), vo <- Vsat,
However, if velocity overshoot does occur, such that the electron velocity exceeds
saturation velocity at the source side, vo > Vat, then the drain current Id exceeds
WC,,.(V - Vt)Vsat predicted by the conventional scaling model Eq. 327.
A convenient quantity to infer the electron velocity is the device intrinsic transcon-
ductance, g,-, defined as
ald
grnl'- a IV"= WC..VO (3.28)
where Vds is the voltage applied at the drain. Hence,
'U grni (3.29)
wc,,,;
The experimentally observable transconductance, _,, is related to the intrinsic transcon-
ductance by [10]
9mi 9MO (3.30)
- Rsdgd(l + 12 Rsd-qmO)
where gO = grn /(I - Rdgm), and sd is the total source-to-drain parasitic resistance,
and 9d '91L is the drain output conductance. The gate capacitance, C, can5Vd,
be approximated by the static capacitance measured on a large area MOS capacitor
[53, 65]. The parasitic resistance, Rd, can be extracted by the method described in
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Chapter 2 The drain output conductance can be calculated from the device Id vs. Vd,
characteristics. Then the electron velocity can readily be calculated from Eqs. 329
and 330.
3.2.2 Experimental results
There were mainly three reports in the past on the experimental evidence of electron
velocity overshoot in n-channel MOSFETs at various temperatures. Chou et a.
[II] reported te first observation of electron velocity overshoot at 42 K Shahidi
et al. 53] later reported the observation of electron velocity overshoot at 77 K and
300 K. Both works used non self-aligned silicon -channel MOSFETs which have
large gate-to-drain overlaps and thus large parasitic resistance, Rd, which makes the
extraction of the intrinsic electron velocity in the channel rather questionable due
to significant percentage-wise g, corrections. In addition, their devices show severe
punchthrough in saturation, as is described later in this section, and thus are not
practically useful in real ULSI systems. Sai-Halasz et al. 48, 47] reported electron
velocity overshoot observed in self-aligned n-channel MOSFETs operated at 77 K and
300 K. In te report, the measured g, value shows that electron velocity overshoot
does occur for a Lff _- 007 gm NMOSFET at 77 K if the electron saturation
velocity, Vat, is chosen to be 1.0 x 107 cm/s at 77 K (as opposed to the commonly-
accepted Vat 14 x 107 cm/s at 77 K), but does not occur at 300 K even if Vat is
chosen to be 0.8 x 107 CIs at 300 K, which is 20% lower than the commonly-quoted
Vat value of 1.0 x 107 CMIs at 300 K. After correcting for the parasitic resistance of
Rd = 440 - gm at 300 K, which corresponds to about a 22% correction to the
intrinsic transconductance at Lff -_ 007 m (g - 80 pS/gm and the corrected
gj - 710 pSlgm), the Lff = 007 m device shows an average electron velocity
of 0925 x 107 CMIs at 300 K, which still does not convincingly support the claimed
room temperature velocity overshoot. Again, the reported NMOSFET also suffers
from severe device punchthrough and cannot be turned off in a real ULSI system
at room temperature. Since then, there have been numerous reports on various
0.1 m MOSFETs but none has showed any convincing evidence for electron velocity
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Figure 36: Measured saturated transconductance per unit width, g,1W, vs. ef-
fective channel length, Lff, for NMOSFETs with the four channel doping profiles
described in Table. 21. The right-hand Y-axis shows the corresponding electron
velocity, gIWC,,.,, and T _- 300 K.
overshoot at room temperature in extremely short-channel MOSFETs [55, 64, 33, 67,
35, 42].
In order to investigate the possibility of room temperature velocity overshoot in
silicon MOSFETs and its practical impact on improving MOSFET performance that
can benefit actual ULSI systems, experiments were conducted on measuring the SSR
NMOSFET devices described previously in Chapter 2 Fig. 36 shows the measured
saturated transconductance, g, as a function of effective channel length, Lq f , for the
SSR-I, SSR-II ad SSR-III devices, as well as the STEP devices as described in Ta-
ble 21 and Fig. 2-1. The highest electron velocity observed is about 0.85x 107 CMIS
for a Lff = 0.055 pm NMOSFET with SSR-I channel doping (Table. 21) at a drain
voltage of Vd, -_ 20 V, which is not yet in the velocity overshoot regime if v,"t is
chosen to be .Ox 107 CMIS.
After correcting for the source-to-drain parasitic resistance, Rd 220 - m,
the intrinsic saturated transconductance, gi, is about 61% higher than the extrin-
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saturated transconductance per unit width, g,1W, vs. effective channel length, Lff,
for NMOSFETs with the SSR-I channel doping profile described in Table. 21. The
right-hand Y-axis shows the corresponding electron velocity, gIWC,,.,, and T
300 K.
sic saturated transconductance at g, 550 mS/mm, as shown in Fig. 37 for the
NMOSFETs with SSR-I channel doping. The corrected electron velocity is about
0.91X 107 CMIs for the same Lff 0.055 pm NMOSFET. Even though the up-
ward trend of electron velocity increase with decreasing Lff is towards the velocity
overshoot regime, as clearly indicated by the experimental data in Fig. 36, the elec-
tron saturation velocity of v,,,t 1.0 X 107 CMIs is still not quite reached for these
NMOSFETs at room temperature.
One might then ask whether or not the electron velocity in a silicon MOSFET
could eventually break the v,,,t .OX 107 cm/s barrier if Lff keeps decreasing,
judging from the fact that there is still no sign of gIWC,, saturation with shrinking
Lf f even in the deep sub-O. 1 pm regime. However, the question, though a legitimate
one, is not a complete one, because the laws of conservation never allow something
to keep improving without compromising something else, and the question fails to
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address that. The something else that makes the law of conservation hold is the
side-effect of increasing g,/WC,,,, due to decreasing Lff, that is, the "short-channel
effects". These effects are unwanted electrical characteristics that make a MOSFET
deviate from its ideal behavior, namely a MOSFET with a long enough Lff, such
that the channel appears to be uniform, and the drain does not exert any influence
on the device output characteristics, except draining current. A good quantitative
measure of the degree of asymmetry due to short-channel effects is the so-called de-
vice punclithrough mentioned earlier. This concept can be illustrated with the series
of four figures, Fig. 38, 39, 310, and 311, which show the subthreshold charac-
teristics of four NMOSFETs with Lff = 021 m, 0.15 pm, 0.10 pm and 0.055 gm,
respectively, and all with SSR-I channel doping profile described in Fig. 21. The
figures show the drain current, Id, as a function of gate voltage, Vg,, with various
drain voltages, Vd,. An "ideal" MOSFET should have such subthreshold character-
istics as the one shown in Fig. 38, namely a steep subthreshold slope, denoted by
the so-called S-factor, dyqs , denoted by SS in the figures, which measures thed logl Id
rate at which a MOSFET is turned on and off, and a minimal current variation, or
a horizontal shift of the subthreshold logId vs. V., curves, due to Vds under small
6 tVqs, denoted by 6 Vds which measures the degree of unwanted drain influence on the
device output characteristics. The shift can be thought of as composed of a parallel
component and a non-parallel component. When Lff is relatively large, as the cases
shown in Fig. 38 and 39 for the Lff = 021 m and 0.15 pm devices, the shift is
mainly parallel. This parallel shift is caused by the so-called "drain-induced barrier
lowering", or DIBL, as shall be described below. As Lff becomes small enough,
the non-parallel shift, which is caused by device punclithrough, becomes more pro-
nounced and constitutes a larger portion of the total shift, while the parallel shift
becomes larger also. The parallel shift is due to the increasing drain influence on the
conduction-band edge on the source side when the channel is short enough so that
the source can "feel" the drain pulling the conduction band down with increasing
Vd,. The non-parallel shift is due to the increasing drain influence on the current flow
in the bulk depletion region when the channel is short enough so that the depletion
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regions around the source and the drain can "communicate" with each other, which
allows the drain to exert more control of the current flow than the gate, and the
current is more independent of the gate control, V.,. Both of these effects are termed
"short-channel effects" because they are more pronounced when the channel length
gets smaller, and both effects should be minimized as much as possible because they
both make it harder to turn the MOSFET off in digital ULSI systems.
6VLTo illustrate the effect of the parallel shift (DIBL), 6Vds , one can plot this quantity
against the calculated electron velocity, IWC,,.,, as shown in Fig. 312. Another di-
rect measure of the MOSFET turn-off characteristics is the so-called off-state current,
1,ff, defined as 1ff = d(Vd = VDD)Ig,=O, where VDD is the power supply voltage.
-Tff summarizes both DIBL and punchthrough effects in a single number. Fig. 313
plots the relationship between the calculated electron velocity, gIWC,,,, and the
measured off-state current, ,ff, for the SSR-I NMOSFETs with various Lffs.
As both Fig. 312 and Fig. 313 clearly show, the electron velocity cannot keep
6 tincreasing idefinitely without worsening the short-channel effects, 6Vds , or ,ff As
Lf f becomes shorter and shorter, the rate at which the short-channel effects increase
becomes higher and higher. This means that it becomes increasingly difficult to keep
the short-channel effects in control while increasing the electron velocity, and the
higher the electron velocity, the harder it is to confine 6vt and ,ff.
6Vds
It thus seems that even for the best performing silicon MOSFETs, such as the
SSR devices 25], the trade-off between the electron velocity and the short-channel
effects has set a limit such that the electron velocity overshoot cannot be realized
in a practical ULSI system to provide the extra improvement on current gain or
transconductance over what is predicted by the drift-diffusion theory. Why is this
so? Of course every physicist can easily come up with an answer out of the law of
conservation, and that is, there is never a "free lunch" and some magic product of the
good and the bad is conserved. But perhaps the answer can be more specific, even
for a complicated many-body system like MOSFETs. One rather philosophical way
of looking at this problem is as follows.
As shown in Fig. 314 a MOSFET can be considered as an multiple-terminal
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Figure 38: The log Id vs. V., characteristics of a Lff 0.21 m device with a SSR-I
channel doping profile described in Table 21, and T 300 K.
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channel doping profile described in Table 21, and T 300 K.
54
. .
. .
GATE VOLTAGE VgS M
Figure 310: The logId vs. Vg, characteristics of a Lff = 0.10 Am device with a
SSR-I channel doping profile described in Table 21, and T 300 K.
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Figure 314: A schematic diagram of the electron transport under the vertical electric
field control due to the gate and the lateral electric field control due to the drain in
a MOSFET.
device with both the gate and the drain exerting control on the conduction electron
flow in its inversion layer, by manipulating the gate-induced vertical electric field,
I perpendicular to the electron flow, and the drain-induced lateral electric field,
Ell, parallel to the electron flow. An "ideal" device should have the same sharp
turn-on characteristics completely controlled by the gate voltage (thus the vertical
electric field), as shown in Fig. 38, irrespective of the drain voltage (thus the lateral
6Velectric field), which is equivalent to a device without the short-channel effects, L
Wds
and device punchthrough, as shown in Fig. 38. This can happen only when the
magnitude of the vertical electric field far exceeds that of the lateral electric field,
I I 
The effective electron mobility, pq f , is a universal function of the vertical effective
electric field, I on a thermally oxidized silicon surface 46, 60]. This relationship
can be summarized in the following equation:
Aeff = 40 E C (3.31)
I
Vds
40
id
VSS
is
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where C and , are positive constants, and go is the low-field mobility defined in
Eq. 320. The relationship between gff and I is insensitive to the silicon surface
impurity concentration, N, within a certain range 28], because surface roughness
scattering on the Si - SiO2 surface gives rise to the dominant electron mobility
dependence on I in the inversion layer of a MOSFET. Eq. 331 indicates that the
higher the gate control, the lower the effective electron velocity, i.e., an even higher
lateral electric field is required to increase the electron velocity. It is this unique
constraint, or trade-off, between the gate and the drain control, that imposes the limit
on the electron velocity in a well-behaved MOSFET with an acceptable amount of
short-channel effects. And it just so happens that the best trade-off frontier achieved
so far by the SSR MOSFETs described in Chapter 2 still has not been pushed into
the electron velocity overshoot regime at room temperature, as indicated in Fig. 312
and 313.
What would it take to break the barrier of v,,,t = 1.0 X 107 cm/s at room tem-
perature? As is shown in more detail later in Chapter 4 (Fig. 411), for the best
performing SSR MOSFETs described in Chapter 2 the empirical relationship among
L.cff, g,,1WQ,., and Vt is found to be (Eqs 43, 44 and 45 in Chapter 4)
6Vds
Lf f = E) L 0 8 6 )_ 0.39 (3.32)
(6Vds 6Vds
g,,,,1WC.. A(Lqf) -A = A(L,ff)_0.42 (3.33)
6 t 1.01 X 107 ( 6 t)0.16 (CM/S) (3.34)
g'-"IWC" = (6Vd-s 6Vd,9
where E), A, and r' are constants fitted by experimental data.
Rewriting the drain current equation, Eq. 21 in Chapter 2 yields
-Id - - 1 g-ef M, - Vt) f M, - Vt) (3.35)WQ,. Leff
where f (V - t) is the product of all the Vg - Vt dependent factors except f f
and is independent of Lf f, and a summarizes all the channel length dependencies,
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such as those due to velocity saturation and channel length modulation. Then, the
electron velocity can be written as,
V dAef f dfgIWQ,, Y MS t) + Aef f V91 - t) (3.36)
Lef f c' d(gl - t) d(Vg - Vt)
Substituting Eq. 331 into Eq. 336 yields
gm / W C11. Aef f V91 - t) (-f V91 - t) C + df
Lef f c I Vg - Vt) d(9, - t)
- go F (V - Vt). (3.37)
Lef f C' gs
Experimental data show that the value of Vg - Vt where gm/WC,,., reaches its max-
imum is independent of Leff within the range from 0.5 m down to sub-0.1 Am. In
that case, if the electron velocity, gm/WC,_-, is consistently calculated using the maxi-
mum gm, then FV9, - Vt = Fo is independent of Leff, and thus with the substitution
of Eq. 333, one can rewrite Eq. 337 as,
gm/WC.. MoFo (3.38)
Lef f0.42
Substituting Eq. 332 into the above equation yields
gmlwc",; - AFO Et 016 (3.39)
C)0.42 (6VdS)
This equation is equivalent to Eq. 334 which describes the trade-off relationship
between the electron velocity and the short-channel effect shown in Fig. 312 and
Fig. 411 in Chapter 4 It is therefore clear that the only solution to improve electron
velocity without compromising on the short-channel effect is either to increase go
or to improve the source/drain structure (see Chapter 4 for more details on this
issue), as is fixed at a fixed temperature. The electron low-field mobility g in
silicon is a well-studied quantity, and the commonly-believed value is somewhere
between 550 cm 2/(V - sec) and 650 CM2/(V _ sec) at room temperature. For a given
MOSFET structure and a given amount of "acceptable" short-channel effect, for
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6 Vt
example, 6Vds = 100 V/V, the best performing SSR NMOSFETs exhibit electron
velocities gIWC,,., = 070 x 107 cm/s according to Eq. 334. Thus o has to increase
by 43% to somewhere between 785 CM2/(V_ sec) and 928 cm 21(V.SeC) for the electron
velocity to reach v,,,t -- 1.0 x107 cm/s at room temperature.
Of course the electron saturation velocity in silicon, v,,,t = 107 CMIS' is not a
magic elementary physical constant that imposes the limit on the future of MOSFET
applications in ULSI systems. But with the existing MOSFET structure, for velocity
overshoot to occur in a well-behaved device, one has to find a way to either improve
the electron velocity without increasing the short-channel effects, or reduce the short-
channel effects without degrading the electron velocity, or both. This issue will be
addressed again in more detail in Chapter 4.
3.3 Conclusion
The electron velocity overshoot phenomenon in silicon inversion layers is experimen-
tally investigated using high performance SSR n-channel MOSFETs (Chapter 2)
with effective channel lengths down to sub-0.1 gm. It is found that the average
electron velocity is not yet in the overshoot regime even for the best performing
SSR MOSFET devices. From the perspective of deep-submicron MOSFET scaling,
there exists a trade-off between the electron velocity and the device short-channel
effects, such as the drain-induced barrier lowering effect and the punchthrough ef-
fect. The higher the electron velocity, the more pronounced is the short-channel
effects, and the higher is the rate at which the short-channel effects increase with
decreasing device effective channel lengths or increasing electron velocities. For the
SSR MOSFET devices with an acceptable amount of drain-induced barrier lowering,
6 t 100 mV/V, to break the barrier of the electron saturation velocity at room
6Vd.s
temperature, Vt - 1.0 X 107 CMIS' the low-field electron mobility has to increase
by 43%. This suggests the use of low-temperature (e.g., liquid-nitrogen temperature)
silicon MOSFETs or compound semiconductor structures such as Si - Ge FETs to
push the frontier of the trade-off constraint between the electron velocity and the
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short-channel effects. Chapter 4 will address the issue of the trade-off between device
performance and short-channel effects again in more detail.
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Chapter 4
Deep-Submicron 1\40SFET
Scaling: \4ethodology and
Analysis
4.1 Background
An empirical MOSFET scaling rule was first summarized in [5]. It states that for a
MOSFET having a prescribed amount of short-channel effect, namely a drain-induced
barrier lowering in this case, the trade-off among the four parameters, critical ie.
minimum) channel length, L, gate oxide thickness, t,,,, channel doping, N, and
junction depth, xj, is given by
L, = (Xit-W,01" (4.1)
where P is a onstant, and Wd is the sum of the depletion widths of the source
and drain which is a function of channel doping N. This scaling rule was recently
improved to correct the problem of resulting in zero L, when xj = or tx 0, and
the inflexibility of not allowing a variable amount of short-channel effects 38]. The
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improved trade-off rule for the parameters was given as
L, -_ 22 pm 6V 0-17 + . 2 IM (Wsd + 0. 15 ym) (xj + 29 pm) (4.2)
(6Vds)
6 twhere all length variables and constants are in units of pm, and 6V representing
the drain-induced barrier lowering, or DIBL, is obtained from the parallel shift of the
log(ld - V., curves at a given drain current level, corresponding approximately to
Vg, Vt, in the subthreshold regime. This improved scaling rule relates the critical
channel length to the amount of short-channel effect represented by the DIBL effect,
with the other three characteristic device dimensions, t,,,., Wd, and xj, as parameters.
Eq. 42 was deduced entirely from numerical simulations on one set of homogeneous
device structures centered around a conventional 025 pm technology with a uniform
channel/substrate doping of N 4 x 1017 cm-' and a homogeneous source/drain
profile. Its validity has not been confirmed with experimental data.
In the traditional practice of MOSFET scaling, the target values for L, t,,, Vt,
and maximum power supply voltage, VDD, are typically defined at the outset. The re-
sulting device must then meet three main criteria: (a) Electrostatic integrity in terms
of short-channel behavior: acceptable threshold voltage roll-off, AVt, vs. effective
6 t
channel length, Lff, acceptable drain-induced barrier lowering, Wds , vs. effective
channel length, Lff, and negligible device punchthrough. (b) hot-carrier-induced
degradation resistance in terms of the minimum time for a prescribed shift in thresh-
old voltage, Vt, or in drain current, 1d, or in linear transconductance, g,,, at maximum
power supply voltage VDD- (c) As high current drive, d(Vg, VDD, Vd, VDD),
and as high saturated transconductance, g,, as possible. The literature of scaling
theories has so far concentrated only on the electrostatic integrity criterion with little
or no attention given to hot-carrier-induced degradation and dynamic performance
criteria.
In this chapter, a broader range of scaling relationships among fundamental MOS-
FET quantities is examined by including not oly the two electrostatic quantities,
effective channel length, Lff, and short-channel effect (DIBL), 6Vt , but also the
6Vds
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dynamic quantity, namely device speed or average carrier velocity, gIWC,,, (from
here on, the terms average carrier velocity and device speed are used interchangeably) 
Both experimental and simulated data are included to cover a rather broad range of
structural and electrical device parameters suitable for deep-submicron MOSFETs.
First, the proper set of MOSFET parameters that are relevant to the scaling rela-
tionships among the three quantities is identified. Then, the scaling relationships in
the form of power-laws are deduced via statistical nonlinear regression among these
quantities from both experimental and simulation data. And finally, the sensitivities
of these relationships on the particular set of parameters are investigated.
Hot-carrier-induced degradation criteria are not included in the scheme of the
MOSFET scaling methodology presented in this chapter, but will be addressed in
Chapter 5. It is reasonable to assume that the power supply voltage will be low
enough for extreme submicron MOSFETs, so that hot-carrier effect may not impose
severe restrictions on device scaling.
The experimental methodology developed here has proven to be very efficient,
as shall be seen later in the chapter. For such a complicated physical system as a
MOSFET, the macroscopic way of approaching the understanding of the physical laws
behind the device operation is far more efficient than the microscopic way, such as
complicated computational attempts to model realistic band structures and scattering
rates. This is not to say that the microscopic way is not legitimate or not valuable,
but simply not efficient enough to reveal the fundamental physical properties given
the present supply of analytical and computational resources.
4.2 Methodology
The scaling relationships among the three MOSFET scaling variables are assumed to
be in the following power-law form:
Le E) (6t )_O (4.3)
,ff 6Vds
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,q,,,IWC. = A(Le -A (4.4)
I' 6t Yt (4.5)
W C = 6 d,5
where E), A, r' and > A > , -y > are constants possibly dependent on the set of
characteristic parameters which are identified as, (a) channel parameters: gate oxide
thickness, t,,,, threshold voltage, Vt, and channel doping profile (e.g., surface impu-
rity concentration N, bulk average impurity concentration N, and so on), and, (b)
source/drain parameters: junction depth, x, parasitic resistance, Rd, and junction
6V
abruptness (e.g., "halo" substrate doping). -6V-t- is defined as the parallel shift ofdq
the log(-Id) vs. Vg, curves at a given drain current level in the subthreshold regime,
which excludes the non-parallel shift of log(.Td) vs. V, curves due to punchthrough,
and this issue shall be examined more closely later in the Discussion section of this
chapter. g,,IWCx is the device speed, with g, taken as the maximum saturated
transconductance at a given drain bias, Vd, Measurements on the three SSR-doped
and the STEP-doped NMOSFETs described in Chapter 2 (Fig. 21 and Table. 21)
and MINIMOS-4 (a 2-D MOS device simulator) [51] simulations are performed to
examine the power-laws and their dependencies on the parameter set. Simulated
NMOSFETs all have a uniformly doped channel profile with N,, - 1017 CM-1 and a
uniformly doped abrupt source/drain junction with various xi from 30 nm to 150 nm
and various tx from 33 nm to 10.3 nm. Eqs 43 44 and 45 are verified by nonlinear
regressions on the data samples in the form of
log(Y = A B log(Xi) = 1, 2,...n (4.6)
where Xi and are the samples of Lff, 6 or gIWC,,,, A corresponds to the
71 6 Vds
logarithm of the proportionality coefficient, and corresponds to the power coefficient
in Eqs.(3) 4 and (5). The statistical significance of the power-law hypothesis in
Eqs.(3) 4 and (5) is estimated by the confidence factor r defined as
r - E[(log(Y) - log(py))(log(X) - log(/-tx))] (4.7)
VE[(log(Y - og(ttY))2]E[(log(X) - lg(/,X))2]
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Figure 41: Measured drain-induced barrier lowering 6 t vs. effective channel
6 ds )
length Lff for NMOSFETs with Lff ranging from 0.085 gm to 04 gm, t,. = 53 nm
and the four channel doping profiles (SSR-I, II, III and STEP) as shown in Fig. 2-
1 and Table. 21. A and are regression coefficients defined in Eq. 46. r is the
statistical confidence factor defined in Eq. 47.
where Y and X are sample vectors and Xi defined above, and Iy = E[Y] and
AX = E[X] are sample means. r measures the covariance between the sample vectors.
4.3 Analysis
4.3.1 Channel parameters
The electrostatic relationship between Lff and Vt (Eq. 43) suggested in 38 is
6Vds
verified against experimental data, as shown in Fig. 41, and simulations, as shown
in Fig. 42 and Fig. 43.
The power-law relationship in Eq. 43 is indeed statistically significant on both
experimental samples and simulation samples with an average r = 0982 and r 
0.995, respectively. Fig. 41 shows that the power coefficient = = 0.39, which is
rather close to -_ 0.37 reported in 38], and to = 0.45 reported here in Fig. 42
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Figure 42: Simulated drain-induced barrier lower' 6 t vs. effective channel
lng' 6Vds'
length Lff for NMOSFETs with Lff ranging from 007 pm to 04 pm, t,, =
3.3,5.3,7.3,10.3 nm, xj = 50 nm and uniform channel doping profile (,, =
I X 1017 CM-3 ). A and are regression coefficients defined in Eq. 46. r is the
statistical confidence factor defined in Eq. 47.
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Figure 43: Simulated drain-induced barrier lowering, 6 Vt VS. effective channel
Vd 's
length Lf f for NMOSFETs with Lf f ranging from 007 Mm to 04 Mm, t =
3.3 53 73, 10.3 n, x- = 30 nm and uniform channel doping profile (N, =
I X 1017 CM-3 ) A and are regression coefficients defined in Eq. 46. r is the
statistical confidence factor defined in Eq. 47.
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and Fig. 43. The slight difference between the experimental and simulated values
is likely due to the difference in channel length definition between the metallurgical
channel length in the device simulators and the electrically calibrated channel length
for the actual devices. Furthermore, the experimental value of is independent of
channel doping profile (SSR-I, II, III or STEP) and threshold voltage t within the
range from 02 V to 047 V. Simulation shows that is also independent of t,' at
least within the range from 33 nm to 10.3 nm, and it remains the same for both
xj = 50 nm and xj -_ 30 nm (Fig. 42 and Fig. 43). The difference in A = log(O)
coefficient reflects the difference in t,,,, channel doping profiles, and accordingly Vt.
For example, devices having STEP channel doping profile and the lowest Vt have
a given amount of 'Vt at the longest Lff, whereas those having SSR-III channel
6 Vds
doping and the highest Vt have the same amount of V-t at the shortest Lff.
Wds
Fig. 44 shows the relationship between the measured intrinsic device speed and
effective channel length for the four different channel doping profiles (SSR-I, II, III
and STEP). Fig. 45 shows the same relationship for the simulated devices with
four different t,,; values. Again the power-law relationship in Eq. 44 is statistically
significant for both experimental data and simulation data with average r = 0997 and
0.996, respectively. As Lff decreases, the experimental results show that glwc,,,.
rises with A = 0.42 while the simulations show that gIWC,., rises with A = -0-45.
Furthermore, A is insensitive to t,.,, Vt, and channel doping profiles. The difference
in the A log(A) coefficient reflects the difference in Vt or t,., when N is fixed as
shown in Fig. 45, as one would expect. Both the experimental and simulated power
coefficients are somewhat different from that in 43], which reported a much more
rapid increase of saturated g, with decreasing Lff with a power coefficient of A =
-0.67. The difference could be explained if the hydrodynamic model incorporated
in 43] overestimated the effect of electron velocity overshoot. The issue of velocity
overshoot is addressed in more detail in Chapter 3.
As described above, the exponents and A in Eqs 43 and 44 are relatively insen-
sitive to t,, Vt, and channel doping profile within their respective experimental range,
whereas the proportionality coefficients and A are distinct with distinct device pa-
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Figure 44: Measured device speed, g-,,IWC,,,,, vs. effective channel length Lff for
NMOSFETs with Lff ranging from 0.085 gm to 04 [am, t,, = 53 nm and the four
channel doping profiles (SSR-I, II, III and STEP) as shown in Fig. 21 and Table. 2.1.
A and are regression coefficients defined in Eq. 46. r is the statistical confidence
factor defined in Eq. 47.
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Figure 45: Simulated device speed, g,,IWC,,.,, vs. effective channel length Lff for
NMOSFETs with Lff ranging from 007 m to 04 gm, t,., = 33,5.3,7.3,10.3 nm,
xj = 50 n and uniform channel doping profile (N,,, - I x 10" cm-'). A and are
regression coefficients defined in Eq 46. r is the statistical confidence factor defined
in Eq. 47.
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rameter sets. When the two power-law relationships are combined such that Lff
6 tbecomes an implicit variable in the relationship between gIWC,,, and bVds , both
the power coefficient - and the proportionality coefficient F i Eq. 45 become rather
insensitive to t,,,, Vt, and channel doping profile, as indicated by the rather consistent
A and regression coefficients in Fig. 46 and Fig. 47. Fig. 46 shows the measured
glwc,,, vs. relationship for the four channel doping profiles (SSR-I, II, III(5Vds
and STEP). It clearly indicates that the relationship in Eq. 45 is rather independent
of channel doping profile and Vt within the experimental range, as ( B = 016) and
r'(A -1.0 - -1.08) remain nearly constant with average r = 0983 for all profiles
and Vts. The reason for this "universal" trade-off relationship with respect to channel
doping profile and Vt is not trivial, and it imposes an important question as to what
device parameters are the dominant factors in determining the relationship between
performance and short-channel effect. Fig. 45 shows the simulated gIWC,,; vs.
6vt varying Lff with t,,, from 33 nm to 10.3 nm while keeping channel doping and
6 Vd-s
source/drain structure the same. Again, both the power coefficient ( B 020) and
the proportionality coefficient r A = 1.40 - 1.44 in Eq. 45 remain constant
with average r 0995 for all values of t,,, i.e., the relationship shows a universality
with respect to t,,. As t,., decreases while other parameters remain constant, 6 t
6Vds
decreases, while gIWC,,, also decreases due to lower mobility resulting from higher
vertical electric field. The net effect of these two makes the t, dependence of the
gIWC,,, vs. 6 Vt relationship rather weak. This insensitivity with respect to t,,,
Wds
is verified by further experimental data obtained from another set of NMOSFET de-
vices (different process with non-halo source/drain) with two different t,, = 65 nm
and 90 nm values, as shown in Fig. 48.
We thus conclude that the channel parameters, as defined earlier, do not play a
significant role in determining the trade-off relationship between gIWC,,,; and 6 Vt
6Vds
provided that tose parameters are in a certain range that is appropriate for deep-
submicron MOSFET design. This issue of "appropriateness" will be elaborated later
in the Discussion section of this chapter.
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Figure 46: Measured device speed, g,,IWC,,,,, vs. drain-induced barrier lowering,
6 t
6Vds , for NMOSFETs with Lff ranging from 0.085 gm to 04 tim, t. = 53 nm and
the four channel doping profiles (SSR-1, II, III and STEP) as shown in Fig. 21 and
Table. 2 1. A ad are regression coefficients defined in Eq. 46. r is the statistical
confidence factor defined in Eq. 47.
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Figure 47: Simulated device speed, g,,IWC,,.,, vs. drain-induced barrier low-
ering, -6 t )for NMOSFETs with Lff ranging from 007 m to 04 gm, t,, =Wds
3.3 53 73, 10.3 nm, x- = 50 nm and uniform channel doping profile (N =
I X 1017 CM-1). A and are regression coefficients defined in Eq. 46. r is the
statistical confidence factor defined in Eq. 47.
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Figure 48: Measured device speed, g,,IWC,,,,,, vs. drain-induced barrier lowering,
6 VtWds , for NMOSFETs with identical device structures except t,. = 65 nm and
t,, = 90 nm, respectively.
4.3.2 Source/drain parameters
6VIn this section, the dependence of the gIWC,,, vs. L relationship on the source/drain
Wds
parameters is examined. Those parameters include junction depth, xj, parasitic re-
sistance, Rd, and junction abruptness which is determined by the particular type of
"halo" substrate doping previously described. Fig. 49 shows the experimental data
from two sets of NMOSFETs each containing "halo" and "non-halo" devices with the
same long channel Vt.
For the lower long channel Vt set, the "halo" effect is more significant in shaping
the trade-off between gIWC,,., and 'Vt as can be seen by comparing the sets with
6 Vds
Vt 0.1 V and Vt = 057 V. This is of course expected as the lower Vt devices are
more susceptible to DIBL, 6t . Moreover, the devices with "halo" doping structure
6 Vds
from the two sets with different Vt values show a nearly identical gIWC,,, vs. 6 Vt
Wds
relationship. This indicates that a proper "halo" structure can indeed improve the
trade-off by containing the amount of DIBL while maintaining the device speed,
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Figure 4-9: Experimental device speed, gIWC,,,,, vs. drain-induced barrier lowering,
6 V6 Vds ,for two sets of NMOSFETs with and without an indium "halo" doping structure
and with the same Vt. Empty symbols: Vt = 0.15 V. Filled symbols: Vt 057 V.
without suffering from long channel Vt variation or channel mobility degradation,
caused by the high level of impurity scattering near the source/drain junctions due
to "halo" counter-doping.
Fig. 410 shows the simulated effect of xj on the trade-off of gIWC,,,, vs. t
6Vds
when all other parameters are kept the same.
As expected, the deeper junction worsens the DIBL without affecting the device
speed, especially when Lff is short and gIWC,,., is high.
The effect of Rd on the trade-off between gIWCx and 6 Vt is intuitively obvious
6 Vd3
as it lowers extrinsic gIWC,,x according to g, = gil( + 0.5Rdgi), where gi is
the intrinsic transconductance [10], while having no direct effect on DIBL, except
through junction abruptness which is considered as a separate parameter.
To further strengthen the argument that it is the source/drain parameters that
dominate the trade-off relationship between gIWC,,x and 'Vt it is worthwhile
6 Vds
to compare several recent 0.1 gm technologies in the literature [55, 35, 64, 42, 67,
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Figure 410: Simulated device speed, gIWC,.,, vs. drain-induced barrier lowering,
bVt for NMOSFETs with x 30,100,150 nm and uniform source/drain junctions.
6Vds
33] which represent various approaches in designing deep-submicron MOSFETs As
shown in Fig. 411, different technologies produce different trade-off relationships.
A "better" source/drain technology can either enhance gIWCx without increas-
6 t 6 ting 6 Vdsor reduce 6Vds without degrading gIWC,,, correspondingly. For example,
by comparing MIT-SSR devices to AT&T Bell Lab devices 33], which have deeper
x.- and have no "halo" doping, it can be seen that MIT-SSR devices show higher
gIWC,,., at th 6 t-On the other hand, the three IBM device sets [55, 64, 35]
'r alll-u 6Vds
using a source/drain technology similar to that used in MIT-SSR devices exhibit a
closer gIWC,, vs. relationship.
6Vds
4.4 Discussion
From the above analysis, it is evident that the source/drain parameters, xj, Rd
and the abruptness are the dominant factors in determining the trade-off between
gIWC,,, and Vt compared to the channel parameters, t,,, Vt and channel dopingWds
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Figure 411: Comparison of measured device speed, g,,1WQ,., vs. drain-induced
barrier lowering, Vt for various recent 0.1 gm technologies given in the references.
6Vds
profile, within a certain range appropriate for MOSFETs with Lff from 0.5 m
down to sub-0.1 m. Fig. 412 shows a hypothetical g/WC,,-- VS. trade-off
6Vds
relationship curve in the form of a power-law, as expressed in Eq. 45, which is fixed
for a given set of source/drain parameters, as channel parameters do not alter that
relationship.
A MOSFET with a specific set of Lff, t,.,, and Vt is represented by a "device
design point", P(Lf f, t.,, Vt) on this curve. When either Lf f, t_ or Vt is varied
independently, P(Lf f, t I V) moves approximately along the curve, since neither of
the three alters the functionality between gIWC,,x and Vt . Therefore the position
6Vds
Of P(Lq f, t, Vt) is determined by any two of Lf f, tx and Vt, as only two of them
are independent for a given P(Lf f, tox, Vt) which is preset by the required "critical"
amount of DIBL. Hence with a given source/drain technology, the MOSFET design
rules are all constrained according to the fixed g,,IWCox vs. trade-off curve.
6Vds
It is a rather startling result that the gm/WCOX VS. relationship is invariant
6 Vds
with respect to tox, Vt, and channel doping profile, once the source/drain parameters
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Figure 412: A hypothetical trade-off curve in the form of a power-law as expressed in
Eq. 45 in g,,IWC,_ vs. space. The arrows show the movement of the "device
6Vds
design point", P(Lff, t,.,, Vt), according to the changes in t,., and Vt.
are set, which requires that the role of vertical channel doping engineering, and in
particular SSR doping be clarified. By comparing the Vt(Lff) characteristics in
Fig 413, it is clear that the SSR-III doping yields a more practical Vt value among
all the dopings. It also exhibits, as shown in Fig. 413 and Fig. 414, the least amount
of Vt roll-off, AVt(Vd, 0.05V), and 'Vt for a given Lff among all the dopings as
6 Vds
expected.
Although the long channel Vts of SSR-11 and SSR-III are nearly the same, the
heavier SSR-III doping provides better electrostatic integrity. However, it does pay
the price of the lowest gIWC,,.,; for a given Lff among all the dopings, according to
Fig. 44. On the other hand, SSR-I and SSR-II have nearly identical Vt(Vd = 0.05V)
and 6 Vt for a given Lf f but quite different long channel Vt. So the two SSR
6Vd-s
dopings have allowed the tailoring of Vt while maintaining comparable performance
and electrostatic integrity.
The above analysis of the three SSR doping profiles provides a consistent if not
79
---A --------------------
13
.......... ................. ................................
SSR-I
13 - SSR-11
SSR-111
STEP
0.5
0.4
0.3
0.2
0.1
0
0 0.1 0.2 0.3 0.4 0.5
Figure 413: Threshold
SSR and STEP channel
0
!F
E
, 100
-0
CIO
co
200
voltage roll-off behavior, Vt vs. Lff, for NMOSFETs with
dopings, as shown in Fig. 21 and Table. 21.
0 0.1 0.2 0.3 0.4
Leff gM)
0.5
6vt vs. Lf f, for NMOSFETsFigure 414: Drain-induced barrier lowering behavior, 6V 
d
with SSR and STEP channel dopings, as shown in Fig. 21 and Table. 21.
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Leff (gm)
complete guildline for SSR channel profile engineering. However, it is also interesting
to compare the conventional STEP doping profile with the SSR doping profiles. It
is immediately obvious from Fig. 414 that the STEP-doped devices exhibit remark-
able electrostatic robustness despite their low Vt. Clearly, this is a tribute to the
source/drain technology used here. The question thus is whether the SSR channel
profiles provide any performance advantages compared to the STEP channel profile.
As Lff decreases to the sub-0.1 /tm range, t,, decreases to the 30 - 0 nm
range, and xj decreases to 40 - 60 nm range, the device channel doping, N, has to
increase to over x 1017 CM-3 to guarantee acceptable subthreshold characteristics,
according to the classic scaling rule 16, 5]. For the STEP-doped devices with their
Vt characteristics shown in Fig. 413, the channel doping level has to be raised from
'V,, - 1017 CM-3
1.0 x 10" cm-' to N == 5.5 x to bring their long channel Vt from
0.21 V to that of SSR-III-doped devices, 047 V which have a surface impurity con-
centration of only 1.0 X 1017 CM-3 . As the surface impurity concentration increases
to well over 1017 CM-3 , devices with a STEP channel doping profile are expected to
suffer from surface mobility degradation due to the fact that the effective channel
mobility, pqf, deviates from the universal ttff vs. Eff relationship (where Eff is
the effective vertical field), as ionized impurity scattering becomes increasingly sig-
nificant, when t, is scaled down to a certain level 28, 62, 491. Appropriate vertical
channel engineering such as SSR doping can lower the surface impurity concentration
so as to minimize I-tff degradation, and therefore maximize gIWC,,.,, while main-
taining a reasonable Vt value necessary for the device subthreshold integrity. One
other advantage of using SSR doping is that a lower surface impurity concentration is
expected to reduce statistical threshold voltage fluctuation due to a random channel
dopant distribution in sub-0.1 tm MOSFETs 40, 20].
The above analysis and conclusions are built upon a basic assumption that device
punchthrough, or the non-parallel shift of log(Id) vs. V., curves in the subthresh-
6V
old regime, is not considered as a component of DIBL, L, which only represents
6Vd3
the parallel shift of log(ld) vs. Vg, curves due to the conduction-band lowering near
the source with increasing drain voltage. The scaling methodology and the data
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analysis presented here are justified because the experimental devices with Lff in
the experimental range from 0.5 gm down to 0.085 m used in this study show lit-
tle signs of device punchthrough due to the use of "halo" doping structure, so that
device punchthrough is decoupled from the short-channel effect. Undoubtedly SSR
channel doping is another way of suppressing device punchthrough for it provides
sufficient bulk charge to raise the bulk potential and contain the source/drain de-
pletion 2 5, 42, 25]. One way of quantifying device punchthrough is to measure
the change in the subthreshold slope, or the S-factor denoted by S(Vd,), from low Vd,
(e.g., Vd, -_ 0.05 V) in the linear regime to high Vd, (e.g., Vd = VDD) in the saturation
regime. Fig. 415 plots the percentage change in the S-factor, AS(Vd,) against Lf f
S(Vds)
for the SSR-doped and STEP-doped devices, where
AS(Vd,) (Vd, 1. 4 V)
.M S _1) 100 % (4.8)
S ( Vd., ) S(Vd, 0.05 V)
measures the degree of device punchthrough. An interesting observation can be made
by comparing the vs. Lff characteristics, shown in Fig. 414, and the AS(Vd,)
6 Vds S (Vds)
vs. Lf f characteristics, shown in Fig. 415, between the SSR-I-doped, SSR-II-doped
and the STEP-doped devices. They both show similar DIBL at Lff = 012 AM
(within 20%), but yet very different subthreshold slope changes due to punchthrough
(a factor of 4, which clearly demonstrates the decoupling of the short-channel effect
and device punchthrough due to SSR doping.
Fig 415 also shows clearly that SSR-III doping has the best punchthrough char-
acteristics down to sub-0.1 ym because of its highest sub-surface bulk doping con-
centration, while STEP doping has the worst punchthrough characteristics because
of its lowest sub-surface bulk doping concentration. It is also interesting to note that
SSR-III doping is more punchthrough resistant than SSR-II, even though they both
have nearly identical long channel Vts, which is attributed to the heavier sub-channel
doping concentration in SSR-III doping. This is another clear demonstration of the
importance of the channel doping profile. All the experimental evidence supports
the earlier argument that the channel doping profile does matter when punchthrough
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Figure 415: Punchthrough characteristics for NMOSFET with SSR-IJIJII and
STEP channel doping profiles, as shown in Fig. 21 and Table. 21 The percentage
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S(Vds)
cannot be prevented by other means, as Lff decreases to a certain level with a given
source/drain technology. The particular "halo" doping structure used in this work
has been proven to be sufficient to suppress device punchthrough for Lff down to
about 012 , if the "acceptable" amount of punchthrough is set at AS(Vd,) < 20S(Vds -
as indicated by the subthreshold characteristics of the STEP channel doping shown
in Fig 415. Therefore, both lateral channel profile engineering using more elaborate
source/drain structures such as "halo" doping structure and SPI structure described
in 23], and more elaborate vertical channel profile engineering such as SSR channel
doping, are effective in preventing punchthrough in deep-submicron MOSFETs-
4.5 Conclusion
The scaling relationships among the three fundamental quantities of deep-submicron
MOSFETs, device speed gIWC,,,,, drain-induced barrier lowering (DIBL), 6 t
6 Vds
83
and effective channel length, Lff, were investigated with both device measurements
and numerical simulations. The dependence of these relationships on the particular
set of channel and source/drain parameters was also investigated experimentally and
by numerical simulations in the deep-submicron Lff regime from 0.5 [m down to
sub-0.1 m. The key findings are summarized as follows: (a) the scaling relationships
can be expressed in appropriate power-law forms with excellent statistical significance
for both experimental and simulation data samples; (b) the power coefficient relat-
ing 6 t and Lq f is found to be insensitive to t,, Vt, and channel doping profile;
Wds
(c) the relationship between gIWC,,., and Vt with Lff as an implicit variable
6Vds
is insensitive to the channel parameters, t,,,, Vt, and channel doping within their
respective experimental ranges; (d) the trade-off between device performance and
the short-channel effect, i.e., gIWC,,,,, vs. Vt is dominated by the source/drain
Wds
parameters; and (e) the conclusions outlined above in (a) through (d) are justified
with the absence of device punchthrough, and if device punchthrough is inevitable,
and both lateral and vertical channel engineering are important in determining the
trade-off between device performance and short-channel effects.
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Chapter 
Physics of Non-Equilibrium
Hot-Carrier Effects
5.1 Theory of Hot-Carrier Current Generation in
Si MOSFETs
In a silicon MOSFET, there are primarily two types of hot-carrier-current-generating
mechanisms: impact ionization an.d channel hot-carrier injection. Impact ionization
is caused by high-energy conduction carriers' transferring their momentum and en-
ergy to valence electrons or holes and creating electron-hole pairs during the collision
process as they drift through the inverted channel. Hot-carrier injection is caused by
high-energy conduction carriers' re-directing their momenta towards the Si-SiO2 in-
terface and subsequently being injected into the gate oxide from the inverted channel.
The macroscopically measurable quantities associated with those two mechanisms are
substrate current and gate current. As schematically shown in Fig. 5-1, the substrate
current, lb, is formed by the electrons or holes, generated through impact ioniza-
tion, drifting to the substrate contact of a MOSFET under the electrostatic potential
V(X - Vb, where V(x) is the channel potential with respect to the source and Vb
is the substrate applied voltage. The gate current, _, is formed by the conduction
electrons or holes with high enough energy to surmount the Si-SiO2 barrier at the
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Figure 5-1: A schematic of hot-carrier-induced current generation in a n-channel
MOSFET.
channel interface and to be injected into the gate oxide.
5.1.1 Channel electric field
The lateral electric field distribution, Eft), plays a crucial role in modeling hot-
carrier effects. A simplified model derived from the more elaborate ones described
in 34, 29] is presented here for the purpose of deriving substrate and gate current
models for hot-carrier effects. The channel of a MOSFET can be divided into two
basic regions of operation, the inversion region and the saturation region where the
electron velocity saturates (also called "pinch-off" region) because the lateral electric
field in that region exceeds the saturation field, E, 4 x 104 V/cm. It is well known
[19, 29] that for conventional MOSFETs, hot-carrier effects are significant only when
JE11(x) > E,. In the saturation region, the channel potential, V(x), is a particular
solution to the two-dimensional Poisson equation (Eq. 313 in Chapter 3 and is given
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here by its one-dimensional approximation [18],
V(x = Vd,.t + V exp(x) (5.1)
1
where is the length of the saturation region, or pinch-off region, is a constant,
and Vd,,,t is the potential at the pinch-off point in the channel which is taken as x = ,
as shown in Fig. 5-1. Thus, the lateral electric field can be modeled as
El I W = VO - (5.2)exp(X).
The maximum electric field, E, occurs at the drain boundary, x = , and is given by
E, - Vds Vdsat (5.3)
The pinch-off length, 1, can be assumed to be only dependent on the device struc-
ture, source/drain junction depth, xj, and the gate oxide thickness, t, as shown by
experimental data [8] and numerical simulations [51].
A more accurate model introduced in 34, 29], which solves a pseudo two-dimensional
Poisson equation, gives
VOEl I W (exp(x) + exp(-x)) (5.4)
2 1 1
which reduces to Eq. 52 when x is large.
Generally speaking, El I x) can be approximated with arbitrary precision according
to the following hyperbolic expansion:
00 X
El I x) -_ 0 E [exp( + exp(- X (5.5)KI k=O (2k + 11 (2k + 11
where K is a normalization factor.
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5.1.2 Substrate current generation
The electron-hole pair avalanche multiplication process due to impact ionization can
be modeled as an exponential process with a probability distribution function given
by f(EII(x)) Ai exp(-,1i/qAEll(x)), where Ell(x) is the lateral electric field parallel
to the carrier flow in the channel of a MOSFET, Ai and A are constants typically fitted
by experimental data, q is the elementary charge, and i is the threshold potential
for an impact ionization event to take place. f(EII(x)) is interpreted as the fraction
of electron-hole pairs generated per conduction carrier per channel width, W. A can
be interpreted as the carrier mean-free path related to the carrier energy relaxation
time, and qAEII(x) is the carrier mean energy acquired from the lateral electric field,
El, x). In a n-channel MOSFET, the substrate current, lb, resulting from the impact-
ionization-generated holes collected at the substrate contact can then be written in
terms of fEjl(.2-) as
TJ, Ai Id exp dx (5.6)
qAEII(x)
E- dx
Ai Id exp El I x)' d( (5.7)
L., qAEII(x) dE I El,
where Es is the lateral electric field at the source boundary and is usually much
smaller than E. Note that
El (x) dx -_ 1EII(x) (5.8)
dE I
according to Eq. 52. Thus,
Ai Id qA exp(_ 1' )d(
lb E,-,,, (5.9)
fE qAEll qAEll
A E-
Id qAE, exp(_ (5.10)
,CD i qAEll E.,
Ai Id qAE,,,, exp(- 4bi ). (5.11)
,I)i qAE,
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lb can also be expressed in terms of the reciprocal drain voltage, 11(Vd - Vdsat))
according to Eq. 53,
Ai
lb - Id qA(Vds Vdsat) exp(- (5.12)(P i qA(Vds - Vdsat)
A/.
_' Id q A exp (5.13)
(Di qA(Vds - Vdsat)
Typically for a MOSFET operating in the saturation mode, Vd - Vdsat is on the or-
der of a few volts and is a much slower varying fnction of Vds than exp(- IDiq A( Vd., -Vd.,.t)
5.1.3 Gate current generation: the lucky-electron model
The gate current generation can be modeled, to first order, by the so-called lucky-
electron model 56, 39, 63]. It is presented here from a slightly different approach. The
gate current is caused by hot-electron injection from the channel to the gate oxide at
the Si-SiO2 interface in a MOSFET. Similar to the process assumed for the substrate
current generation due to impact ionization, the probabilistic process for an ensemble
of channel hot electrons to overcome the Si-SiO2 potential barrier and to be injected
into the gate oxide can also be assumed to follow an exponential process with its
probability distribution function given by f(EII(x)) Cexp(-(Db/qAEII(x)), where
El I x) is the lateral electric field parallel to the conduction carrier flow in the channel
of the MOSFET, C and A are constants typically fitted by experimental data, and 'b
is the Si-SiO2 potential barrier height for channel hot-electron injection. f(EII(x) is
interpreted as the fraction of channel hot electrons injected into the gate oxide per
conduction carrier per channel width, W. A has the same physical meaning as that in
the impact ionization process described earlier, and qAE, is the electron mean energy
acquired from the lateral electric field, Ell(x), until the electron is injected into the
gate oxide by a momentum re-directing collision. Different from the substrate current
generation process, the gate current generation involves an additional process in which
the electrons, after having their momenta re-directed, have to travel vertically to the
Si-SiO2 interface, without suffering other collisions, in order to be injected into the
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gate oxide. In the lucky-electron model, the probability distribution associated with
this process, denoted by P(E,.,), is assumed to be only dependent on the gate oxide
field, E, but independent of electron energy and lateral electric field 63]. Also,
this process is assumed to be independent of the electron injection process mentioned
earlier. Thus, the gate current can be written in terms of the product of the two
probability distribution functions, associated with overcoming the gate oxide field
and the barrier for hot-electron injection,
L.f fIdP(E,,,;) C exp(- b )dx (5.14)
1 = fo qAE1 I x)
where Lff is the effective channel length. Using the change of variables in Eq. 8
(D b ) can be approximated by its value
and assuming that the integral over exp(-q,\Ell(x)
at x Lff where Ell(Lff = E, the above integral can be evaluated as
1 = C Id I A E,-,, 'Db)'P (E..) exp (-  ). (5.15)
Db qAE,
can also be expressed in terms of the reciprocal drain voltage, 1(Vd - Vd,"'t),
and according to Eq. 53,
- C Id (qA)'(Vd - Vd,.t)'P(E,.,) exp(_ I(Db (5.16)
-19 1,12
b qA(Vd - Vd,.t)
C/ Id (qA)2 exp(- (5-17)I(D2b qA(Vd - Vd,.t)
Again, (Vd - Vd,.t )2 is a much slower varying function of Vd, than exp(- I"DbqA(V&, - Vd,.t)
so that the approximation used in Eq. 516 holds.
5.2 Hot-Electron Injection Barrier Lowering
The lucky-electron model 56, 63, 39] presented in the previous section has been
widely used to model MOSFET gate and substrate currents as well as hot-carrier-
induced device degradation to predict device reliability and device lifetime. The
model is summarized again here in the following two equations based on the earlier
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derivations (Eqs 59 and 515):
1 = C I q-,IE,,, )' P (E..) exp (- Db (5.18)
1d 'D b qAE,
and
lb qAE,, IT)i
- Ai I exp(- (5.19)
Id qAE,
where 1g, lb and Id are gate, substrate, and drain currents, respectively. C, Ai, A and
I are constants for a given device structure and a given applied voltage configuration.
E, is the peak lateral electric field in the direction of current flow in the channel,
E, = Ell x xO), where x = xO is the channel hot-electron injection point. P(Ex is
a relatively weak function of the oxide field, E,,,,, at the channel hot-electron injection
point, x = xO. (Db is the Si-SiO2 potential barrier height for channel electrons at x =
xO, and (Di is the threshold potential for impact ionization. The lucky-electron model
implies a linear correlation between the two hot-electron currents, I9 and lb, because
the current generating factor is assumed to be the same in both cases, namely E,
and the hot-electron injection occurs at the same point where the impact ionization
takes place. By combining Eqs. 5.18 and 519, this correlation can be expressed as
I lb(Di log(') 4b 109( T (E,,., E,-,,) (5.20)
Id Id
where T (E,,x, E,) is a slowly varying function of E,, since - log(E,), in compar-
ison to the exponential dependence of -Tblld and 1.,/-Id on E, in Eqs. 5.18 and 519,
exp(l/E,). Eq. 520 indicates that the correlation coefficient relating gIld to IbIld,
is independent of device effective channel length, Lff, as long as the rest of the
device structure, such as the gate oxide thickness, t,, and the source/drain junction
depth, x. ., is the same and the oxide field at the hot-electron injection point, Ex(xo),
is held constant. Previous works 39, 13] have confirmed this model in NMOSFETs
with relatively long Lf f. In this section, for the first time, the dependence of the gate
and substrate current correlation, (Db/(Di, on MOSFET effective channel length, Lff,
is demonstrated in the 0.1 tm regime. The physical mechanism that can possibly
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Figure 52: Gate current, 19, and substrate current, lb, characteristics as a function
of drain voltage, Vd,, for the Lff 0.1 pm SSR-III MOSFET with V steps of
0.1 V from 201 V to 301 V. The arrows indicate the axes which the curve sets are
associated to.
explain this new effect is then discussed. This effect, termed as the hot-electron in-
jection barrier lowering from here on, is of both theoretical and practical importance,
because it is a direct indication of the difference in hot-electron transport dynamics
between deep-submicron and long-channel MOSFETs, and it provides the first ex-
perimental evidence that the conventional lucky-electron model needs to be modified
in the deep-submicron regime, in order to model the hot-carrier-induced currents and
effects with higher precision.
5.2.1 Experimental observations
Gate current, -19, and substrate current, lb, were measured for four SSR NMOSFETs
with Wf f -_ 49.4,um and Lq f = 0 I pm, 0 13 pm, 0. 18 gm, and 020 pm, as described
in Chapter 2 Fig 52 shows the g and lb characteristics as a function of drain voltage,
Vd, for the Lff 0.1 pm SSR NMOSFET.
I-, was observed when Vd > 17 V at Vg = 24 V, and A was observed when
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Vd, 07 V at Vg, 2.0 V. The observation of NMOSFET gate current at such a low
drain voltage, Vd, 1.7 V, is believed to be the first ever reported in the literature.
There is no measurable -T_, and lb at low drain voltage, Vd, 1.0 V in the strong
inversion regime, which indicates that there is no appreciable gate-leakage current
or reverse junction-leakage current even for NMOSFETs with Lff down to 0.1 m.
The excellent behavior of these MOSFETs ensures the unambiguous interpretation
of the experimental gate and substrate current data.
According to the lucky-electron model, the log(-Tgl-Td) vs. log(lb/ld) relationship is
a linear relationship, and the slope of this relationship gives the value of the correlation
- A 109 1, /Id) -3 for acoefficient, 4b/(P, A 109(l lId),at a given gate voltage Vg, as shown in Fig. 
set of fixed Vg - Vd, values. Note that the correlation coefficient has to be defined as
above with fixed Vg - Vd, values to ensure fixed oxide field values, E,, for all applied
voltage configurations. Fig. 54 shows the measured correlation coefficient, b/(Di as
a function of gate voltage Vg, with Vg, Vd, for the four NMOSFETs.
For a given Vg, value, Db/-Ii decreases as Lff decreases. Furthermore, the 4bl'l),
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dependence on Vg, becomes stronger as Lf f gets shorter. It is reasonable to assume
that the effective impact ionization threshold, (Di, is independent of Lf f for a given
device structure. Thus, the correlation coefficient lowering effect can be attributed
to the reduction of the effective Si-SiO2 barrier,(Di, for the channel hot-electron injec-
tion. MINIMOS-4 device simulations [51] show that when the four NMOSFETs with
different Lf f are all biased at V., - Vd = V, the oxide field, E, at the maximum
injection point x = xO, where EII(x = xO = E, is slightly positive (pointing down-
wards to the channel), and is nearly the same for all four NMOSFETs. This means
that the Si-SiO2 barrier for the channel hot-electrons at x = xO is nearly indepen-
dent of Lff under this particular bias configuration. The reason for the apparent
Si-SiO2 barrier lowering is likely that the contribution to the gate current due to
hot-electron injection in the region closer to the source, x < xO, becomes increasingly
significant for shorter Lff, because high energy electrons populate a wider region of
the channel 32], and the lateral electric field, EII(x), is significantly higher in x < xO
region, even though the peak lateral field, E, is nearly the same 20]. The oxide field
at the Si-SiO2 interface increases rapidly towards the source, and thus the Si-SiO2
barrier decreases towards the source, according to (Db 32 - OE 1/2 - OE 2/3] (eV)
[63], where and are positive constants. Consequently, a greater fraction of the
hot-electrons making up the gate current see a lower Si-SiO2 barrier at x < xO. In the
lucky-electron framework, where only a single barrier height can be extracted from
the gate and substrate current correlation, the ratio bb/Di is effectively lower for a
shorter Lff NMOSFET.
Fig. 5-5 shows the measured 4)b/-cPi ratio as a function of gate voltage Vq, with
a set of fixed V - Vd, from 0.3 V to 03 V for the Lff 0.1 pm NMOSFET.9
For a given q, d, value, (Db/,cDi decreases as Vg, increases. This can be explained
by realizing that the vertical oxide field, Ex(x), across the region of channel hot-
electron injection rises faster towards the source, i.e. for x < xO, and hence the
Si-SiO2 potential barrier, %, is lowered in that channel region. In a shorter Lff
NMOSFET, this effect is stronger based on the analysis given above. The same
argument can be applied to explain another feature indicated in Fig. 5-5 that for a
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given Vg,, 4I)b/4)j, decreases as Vg - Vd, increases.
5.2.2 Analysis
A quantitative way of explaining the Pb/,Di dependence on Lf f in deep submicron
NMOSFETs is to examine the specific assumptions made in deriving the lucky-
electron model by comparing the model with the direct integration of a more realistic
hot-electron energy distribution and a more realistic lateral electric field distribution
across the channel from Monte-Carlo simulations, as demonstrated in 32, 21, 68].
Without loss of generality, the hot-electron current, Ih (e.g., Ig or lb) can be
expressed as
Ih C 00 6kdc L. (x) L. N(x, y) exp[-Xh (X, Y, M dxdy (5.21)
I h Jo 10 Ell x, y)n
where is the electron energy, Eh i the effective threshold energy for an electron to
cause hot-electron injection or impact ionization, N(x, y) is the inversion layer electron
density, Elfty) is the electric field in the direction of current flow, Xh(XY,,E) is a
fitting function depending on device structure and applied voltage configurations, and
m, n, k are constant exponents with k, m, n > .0.
The hot-electron energy distribution function assumed in Eq. 521,
A (10 C Ekexp(-Xh(X, Y, 0 m (5.22)Ell x, y) n
accounts for the fact that the hot-electron energy distribution under high electric
fields and electric field gradients in an extremely short-channel MOSFET exhibits
kurtosis (high fourth moment or "fat" tail) and liptokurtosis (skew towards the high
energy side) in comparison to a Maxwellian distribution, as shown by Monte-Carlo
simulations 32, 68, 21].
The lucky-electron model can be derived by making the following approximations
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to the above integral:
1h DC E'dc N xO, yo) exp Xh (XO, YO, E)
I h II XO' YO),,
Oc k exp[-Xh(XO, YO, ,h) Emh (5.23)
h Pn
M
where xO, yo) is the position of the peak lateral field Em.
It is easy t see that the lucky-electron model, Eqs. 5.18 and 519 are special
cases of the above approximation in Eq. 523. Letting , n = , El, XO' YO = Em,
Xh(XO, YO, 6h = 1/qA, and Ch = Pb or Eh 4i, one obtains
oc exp b (5.24)
qAEm
and
lb o exp(- (5.25)
qAEm
respectively.
The approximation made in Eq. 523 is no longer valid when the integrand, de-
pendent on both the hot-electron energy distribution and the lateral electric field
distribution across the channel, significantly deviates from a -function. Such is the
case in 0.1 gm-scale NMOSFETs at a relatively high drain voltage, as shown ex-
tensively by Monte-Carlo simulations 32, 68, 21]. Thus, the hot-electron injection
barrier lowering effect should be predicted by the direct integration method shown in
Eq. 521, if a realistic hot-electron energy distribution and a realistic lateral electric
field distribution, E(x), are implemented, such as those obtained by Monte-Carlo
simulations which incorporate full multi-valley band structures and realistic scatter-
ing rates 32, 68]. The integral in Eq. 521 can be evaluated by numerical procedures.
Then both gate and substrate currents can be calculated, and their correlation co-
efficient, (Db/4)1,', can be obtained by calculating the slope of the gIld vs. bld
relationship with Vg - Vd = 0, such as that shown in Fig. 5-3.
Numerical simulations [1] were performed to evaluate the one-dimensional approx-
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imation of the integral in Eq. 521 with k = 32, m = 3 n = 32, and Xh = constant,
Ih = -q Ai L.f fn(x) 00 63/2 exp[-Xh E3 ] dE dx (5.26)
fo I h El I W 3/2
where Ai and Xh are assumed to be constants fitted by experimental data. The values
of the exponents, k, n, and m, are chosen such that the analytical distribution func-
tions are as close to those obtained from Monte-Carlo simulations as possible. n(x)
is the one-dimensional inversion electron density calculated by the one-dimensional
Poisson equation,
n(x =  C..(V - Vt - V.(x)) (5.27)
W"f f
in which Wff is the effective channel width, Q., is the static gate oxide capacitance,
C. = sico/t.., Vt is the long-channel threshold voltage, and V x) is the electron
potential in the channel, as given by Eq. 5.1.
The simulation procedure is as follows. The integral in Eq 526 is evaluated with
the substitution of Eq. 527 under the bias conditions, Vg = Vd = 24 V 26 V 28 V,
and 30 V. Xh is taken as 13 x 108 (V/CM)3/2 [1]. EI(x) is of the form in Eq. 54.
Eh -_ qP b is calculated according to
1/2 2/3 (I)b = 32 - OEOX - OEOX V) (5.28)
where and are positive constants with their default values given in 63], and
the oxide field, E,, is calculated from the one-dimensional Poisson equation with
given bias conditions and device structures. The gate current, g, calculated from the
integral in Eq. 526, is compared to the experimental data such as the ones shown
in Fig. 52, and the constant, Ai, in Eq. 526 is fitted accordingly. Then, substrate
current, lb, is calculated in a similar fashion under the same bias conditions [I].
Finally, 'CDb/(Di is calculated from the slope of the gIld vs. IbIld relationship.
The simulation results are shown in Fig. 56 for two MOSFETs with Lff
0.14 /m and 020 gm, respectively. Although the overall magnitudes and the slopes
of the simulated )b/(Di VS- Vg, relationship do not match the experimental results
99
A-b 3.5
.9
z
W
0 3
LL
I I I
Vgs - Vds = 0 V 0 Lff = 014 gm
0 Lff = 020 gm
U_W0 2.5
z0
2
IIIr
Cr
.50
I
. I I I I I I I I I I
2.4 2.6 2.8 3 3.2
GATE VOLTAGE Vgs M
Figure 56: Simulated correlation coefficient, 1blli, vs. gate voltage, Vg,, with con-
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straight lines are obtained from linear regressions on the data points.
precisely, the injection-barrier lowering effect is clearly demonstrated by the numer-
ical procedure, as (Db/Di decreases from Lff = 020 pm to 014 /Lm. This is the
consequence of the non-equilibrium nature of electron transport dynamics in the
deep-submicron regime.
5.3 Hot-Carrier "Cooling" Effect
The previous section is an attempt to understand one of the hot-electron effects,
namely, the hot-electron injection barrier lowering effect, associated with the non-
equilibrium transport dynamics unique to extremely short-channel MOSFETs. The
macroscopic characteristics of this effect carries the information that allows one to
trace out the microscopic difference in the electron energy distribution and the lat-
eral electric field between an extremely short-channel MOSFET, which shows the
much more pronounced signature of non-equilibrium transport, and a relatively long-
channel MOSFET, where the conventional "drift-diffusion" theory is accurate enough
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to describe the transport properties. In this section, the tracing of that signature is
viewed from a different angle. By investigating the dependence of the hot-carrier-
induced currents on the effective channel length, an attempt can be made to probe
the change in the hot-carrier energy distribution function in the inversion layers
of MOSFETs with decreasing Lff down to sub-0.1 gm. That change may reveal
some unique properties of the non-equilibrium transport dynamics in extremely short-
channel MOSFETs-
Specifically in this section, experiments are conducted to investigate an anony-
mous hot-carrier "cooling" effect first observed by 54], which reported that when
Lff becomes short enough, one of the primary indicators of hot-carrier effects, the
normalized substrate current, blld, reduces with decreasing Lff at a constant max-
imum lateral electric field. This is contrary to what is predicted by the conventional
"drift-diffusion" theory and the hydrodynamic models, which state that the hot-
carrier-induced currents should keep increasing with decreasing Lff because a larger
fraction of the total conduction carrier population in the inverted channel is likely to
have energy higher than the threshold level to cause either an impact ionization event
resulting in substrate current generation, or a hot-carrier injection event resulting in
gate current generation. This hot-carrier "cooling" effect is speculated to be one of
the consequences of conduction carrier velocity overshoot, or quasi-ballistic transport,
in the inversion layer of a deep-submicron MOSFET.
The existence or non-existence of the hot-carrier "cooling" effect in deep-submicron
MOSFETs is of great theoretical interest and practical importance. As mentioned
earlier, it is of great theoretical interest because it is a direct proof of hot-carrier
quasi-ballistic transport in deep-submicron MOSFETs and it reveals some basic fea-
tures of non-equilibrium transport dynamics under ultra-high electric fields and elec-
tric field gradients. It is of great practical importance because it imposes additional
constraints or relaxes existing constraints on deep-submicron MOSFET scaling, de-
pending on whether or not the effect indeed exists. If the hot-carriers are indeed
Ctcooler" in deep-submicron MOSFETs, the hot-carrier-induced device degradation
should be less severe in shorter channel devices due to substrate and gate current
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reduction as opposed to longer channel devices. Then there should be even more
incentive to go after shorter channel MOSFETs than just seeking higher speed and
lower power consumption.
5.3.1 Hot-electron "cooling" effect and non-equilibrium
transport dynamics
The hot-carrier-induced current generation process can be modeled as a "thermionic
emission" process in which the carriers follow a displaced Gaussian distribution char-
acterized by a single carrier temperature, T, and a group velocity, Vd, and only those
carriers with energy higher than some threshold energy, 6, give rise to the hot-carrier-
induced current, Ih, i.e.,
00
Ih de F (E, Q) dQf6 (5.29)
f fp (Q) dQ f (E) dE (5.30)
(5.31)
where represents the momentum space, F(c, Q) is the joint probability distribution
in space, A(,Ei) is the area under the f ( > 6) curves in Fig. 57, and A(6i)
is directly proportional to the hot-carrier-induced current in this type of thermionic-
emission model Note that in deriving the above equation, it is implicitly assumed
that F(6,Q = that is, for this particular type of thermionic emission
process, the joint probability distribution in the position and momentum space is or-
thogonal to that in the energy space. This assumption is justified because it is within
the general framework of the hydrodynamic model (Chapter 3 where the transla-
tional relaxation, the momentum relaxation, and the energy relaxation processes are
treated independently.
A conceptual picture of this hot-carrier "cooling" effect is shown in Fig. 57 where
three displaced Gaussian distributions are sketched, representing (a gross approxima-
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Figure 57: Three displaced Gaussian distributions representing the energy distribu-
tion of channel hot electrons in three MOSFETs with different Lef f S. Lef f I > Lef f 2 >
Leff3, Vd > Vd > Vdl, Tel > T2 > T3, and A > Al > A3-
tion, of course) the energy distribution of channel hot electrons with group velocities,
Vdl, Vd2, and Vd3, and electron temperatures, Tel, Te2, and Te3, in three MOSFETs
with effective channel lengths, Leffl, Leff2 ad Leff3, and Leffl > Leff > Lff3-
If hot-electron "cooling" indeed occurs to the extent that the electron temperature
for the shortest channel MOSFET is much smaller than those for the longer channel
MOSFETs, Te3 < Te2, Tel, it is possible that there is the least number of hot electrons
with energy greater than the thermionic threshold, i, to cause hot-electron-induced
current, that is, A3 (6i < A (6i), Al (ci). In the limit of ballistic transport, the energy
distribution, f c), at the source of a MOSFET, is a shifted replica of f (c) at the drain.
On the other hand, if the "cooling" effect is not strong enough to cause significant
reduction in electron temperature, such as the case of Leff2 vs. Leff3, A2(,Ei) can still
be greater than Al (Ej) even though Te < Tel. Consequently, the hot-carrier-induced
current, after being normalized to the total drain current, hIld, should correspond
to the order in the probabilistic area such that h < hl < h2-
In a MOSFET, both substrate and gate currents can be used to trace out the hot-
103
electron "cooling" effect, if it indeed exists and is strong enough to cause normalized
substrate and gate current reduction with decreasing channel length. Traditionally,
the substrate current was used to investigate the hot-electron "cooling" effect, be-
cause it is much easier to observe than the gate current, and its characteristics are
well understood. The experimental results in the literature have been somewhat con-
tradictory on this point, with some reports confirming and some reports rejecting the
existence of the hot-carrier "cooling" effect in deep-submicron MOSFETs. Shahidi
et al. first reported substrate current reduction at both 300K and 77K for NMOS-
FETs with Lff below 015 m 541. Since the NMOSFETs used in this report for the
substrate current measurements show severe device punchthrough, the implication of
this on the interpretation of the experimental data remains to be justified on a firmer
ground. Dutoit et al. later reported more direct experimental evidence of the reduc-
tion in electron temperature with decreasing channel length 17]. Their study was
made by observing the increasing relative SdH oscillation amplitude, a monotonically
decreasing function of electron temperature, with decreasing channel length at a given
lateral electric field value. However, Mizuno et al. reported experimental evidence
for continuously increasing substrate current with decreasing channel length down to
0.12 gm 36]. The NMOSFETs used in that study for substrate measurements are
not short enough to convincingly reject the hot-electron "cooling" hypothesis. Gen-
erally speaking, the experimental data regarding the hot-electron "cooling" effect are
difficult to interpret due to the fact that the reduction in substrate current, if there is
any, results from some "appropriate" combinations of both electron temperature and
electron group velocity values, as can be seen in the simple displaced Gaussian model
shown in Fig. 57. What matters is whether there is less or more hot-carrier-induced
current generation with decreasing channel length.
In this thesis work, great effort was made to fabricate sub-0.1 gm MOSFETs
with as minimal device punchthrough and parasitic resistance as possible, so that the
measurements of hot-carrier-induced currents can be as unambiguous as possible, and
the experimental data can be easily interpreted. In addition, extensive gate current
characterization was conducted along with that of the substrate current to provide
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additional experimental evidence, and to minimize potential experimental errors in
tracing the hot-carrier "cooling" eect.
5.3.2 Experimental observations at room temperature
According to the theories of substrate and gate current generation in the previous
section, the logarithm of the normalized hot-carrier current, log(-Ib/ld), or log(I,/Id),
vs. 11(Vd - Vd,.t) relationship is linear at a given Vq, (Eq. 59 and 515),
log( lb) + og(Aj qA (5.32)
Id qA Vds Vdsat (Di
and
log(Ig) _1 (I)b I + log( C (qA 2). (5.33)
Id qA Vds - Vdsat I
If the hot-carrier "cooling" effect takes place, one should observe a reduction in the
normalized gate or substrate current at a given 11(Vds - Vdsat) with decreasing Lff,
since a constant 1/(Vd - Vdat) ensures a constant peak lateral electric field, E.
However, the actual observations were made at a given 1Vds rather than a given
11(Vds - Vdsat) for the following reasons. (1) There is currently no way of accurately
extracting the saturation drain voltage, Vdat, in the deep-submicron regime where
Vdsat is not well defined in the MOSFET I - V characteristics. The commonly used
method described in 7 31] is in principle incorrect- 2) In a practical ULSI system, all
transistors with various Lffs are presumably biased at the same drain voltage, Vd,,
rather than having constant 11(Vds - Vdsat), and thus the reduction in the hot-carrier-
induced currents only makes sense at a given Vd, rather than a given 1(Vds - Vdsat)-
Gate and substrate currents were measured on the SSR NMOSFETs described in
Chapter 2 with channel width, W = 49.4 gm and various Lff. Figs. 5-8, 5-10, 512,
and 514 show the normalized substrate current, bl-ld, as a function of reciprocal
drain voltage lVds with gate voltage, V 2 V and 3 V, for SSR-1, SSR41, SSR-III
and STEP doped devices, respectively. Figs. 59, 5-11, 513, and 515 show the
corresponding normalized substrate current, IbIld, as a function of reciprocal drain
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voltage I/Vd, with the same gate voltages.
Experimental data for all SSR and STEP doped NMOSFETs are shown and an-
alyzed because of an earlier presumption that the hot-carrier "cooling" effect might
depend on the particular vertical electric field configuration, which is directly depen-
dent on the channel doping profile. As the figures clearly show, there is no sign of
impact ionization reduction due to hot-electron "cooling" at any Vd, in saturation, as
the normalized substrate current, IbIld, continuously increases with decreasing Leff
down to 0.1 gm regime in all cases at room temperature. And the same conclusion
can be drawn fom the gate current data that there is no sign of hot-electron injection
reduction due to hot-electron "cooling" at any Vd, in saturation, as the normalized
gate current, gIld, continuously increases with decreasing Lff in all cases at room
temperature. As a matter of fact, as shown in Figs. 519 and 520 in the next section,
both IbIld and gl-Td increase exponentially with decreasing Leff 
It is interesting to note that the gate current increases much more dramatically
than the substrate current with decreasing Lff. This provides direct supporting
evidence for the argument presented in the earlier section that in the deep-submicron
regime, the driving factors for the two primary hot-carrier effects, impact ionization
and hot-carrier injection, can no longer be considered in the same way, as assumed
by the conventional lucky-electron model. The increasing fraction of the channel
hot electrons injected into the gate oxide, due to lateral electric field broadening and
perhaps other dynamic effects that are quasi-ballistic, enhances the gate current -glld
dependence on the effect channel length, Lff, while there is no analogy taking place
in the impact ionization process so as to enhance the substrate current. In short,
as the decoupling between the channel hot-electron injection and impact ionization
increases with decreasing Leff in the deep-submicron regime to the extent that the
correlation between -bl-ld and Tg11d no longer holds, the lucky-electron model needs
to be revised to treat the two hot-carrier effects separately.
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Figure 5-8: Measured normalized substrate current, IbIld, as a function of reciprocal
drain voltage lVd, with Vg = 2 V and 3 V for NMOSFETs with various Leff S, and
SSR-I channel doping described in Fig. 21 and Table. 21 in Chapter 2.
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Figure 59: Measured normalized gate crrent, Iglld, as a function of reciprocal drain
voltage I/Vd, with Vg, 2 V and 3 V for NMOSFETs with various Lff, and SSR-I
channel doping described in Fig. 21 and Table. 21 in Chapter 2.
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Figure 5-10: Measured normalized substrate current, IblId, as a function of
drain voltage 1/Vd, with Vg = 2 V and 3 V for NMOSFETs with various
SSR-II channel doping described in Fig. 21 and Table 21 in Chapter 2.
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Figure 5-1 1: Measured normalized
drain voltage 1/Vd, with V, 2 V
SSR-11 channel doping described in
gate current, 911d, as a function of reciprocal
and 3 V for NMOSFETs with various Lff, and
Fig. 21 and Table. 21 in Chapter 2.
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Figure 512: Measured normalized substrate current, bl-Id, as a function of reciprocal
drain voltage 11Vd, with V = 2 V and 3 V for NMOSFETs with various Lff, and
SSR-III channel doping described in Fig. 21 and Table 21 in Chapter 2.
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Figure 513: Measured normalized gate current, 1,11d, as a function of
drain voltage 1/Vd, with Vg = 2 V and 3 V for NMOSFETs with various
SSR-III channel doping described in Fig 21 and Table. 21 in Chapter 2.
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Figure 514: Measured normalized substrate current, blrd as
drain voltage 1/Vd, with V., = 2 V and 3 V for NMOSFETs
STEP channel doping described in Fig. 21 and Table. 21 in
a function of reciprocal
with various Lff, and
Chapter 2.
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Figure 515: Measured normalized gate current, gIld, as a function of
drain voltage 1/Vd, with Vg = 2 V and 3 V for NMOSFETs with various
STEP channel (loping described in Fig. 21 and Table. 21 in Chapter 2.
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5.3.3 Experimental observations at low temperature
The substrate urrent was measured both at 77 K and 300 K on NMOSFETs fab-
ricated by AT&T Bell Labs 33]. Figs. 516 and 517 show the measured IbIld as a
function of 1/Vd, with V. = I V at 77 K and 300 K, respectively, for NMOSFETs
with various Lffs ranging from 045 gm down to 0.11 m. The actual values of the
extracted Lff may not be accurate, but their order is guaranteed by the order of
their corresponding linear-transconductance values. In both cases, the IbIld value
for the Lff = 0.11 gm device is slightly smaller than that for the Lff = 012 Am
device for a given Vd, and the amount of reduction in IbIld is nearly identical. This
is rather peculiar for the following reasons. According to the non-equilibrium trans-
port theory presented in Chapter 3 the low-field electron mobility, go, should have a
significant effect on the dynamics of the non-equilibrium transport. The higher the
go, the more pronounced is the quasi-ballistic nature of the hot-electron transport in
the inversion layer of a MOSFET. For these silicon MOSFET devices with channel
CM-3 -field mobility at 77 K, go 3000 CM2/V _ SeC,
doping N = 13 x 10" , the low
is at least five times greater than that at 300 K, go -_ 550 CM2/V _ Sec, according
to both the experimental and simulation data shown in 271. Thus, if hot-electron
"cooling" does exist at room temperature, it should be much more pronounced at
77 K due to the enhancement of quasi-ballistic transport. That is, there should be
more significant reduction in bl-ld at 77 K than at 300 K, which is not the case with
the experimental data shown in Fig. 516 and 517. The slight reduction in IIl is
likely due to the fact that the shortest Lff 0.11 m device has a disproportionate
amount of deep punchthrough at high drain voltage, which enhances the drain cur-
rent, Id, but not the substrate current, 1, because the deep-punchthrough electron
flow is not confined to the particular region of the channel where the lateral electric
field is high and impact ionization takes place.
Similar measurements and analysis were done on deep-submicron p-channel MOS-
FETs described in 24]. Fig. 18 shows the measured IbIld as a function of lVd,
with Vg = -1 V for these PMOSFETs. Again, there is no sign of a hot-hole "cool-
ing" effect, since JbIld keeps increasing as Lff decreases down to 0.1 m at both
ill
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Figure 516: Measured normalized substrate current, Ibl-rd, as a function of reciprocal
drain voltage I/Vd, with V., = I V for NMOSFETs with various Lff at 77 K.
Courtesy of AT&T Bell Labs for device fabrication 33].
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temperatures.
5.4 Hot-Carrier Effects in Scope of MOSFET
Scaling
5.4.1 Hot-carrier effect: a fourth dimension to MOSFET
scaling
Chapter 4 discusses MOSFET scaling among the three fundamental quantities: ef-
6VLfective channel length, Lff, drain-induced barrier lowering, Wds , and device speed
or electron velocity, g .. IWC,,.,, in the deep-submicron regime with an unfinished
note regarding the fourth fundamental quantity of a MOSFET, hot-carrier-induced
device degradation. As mentioned in Chapter 4 the scaling criterion due to hot-
carrier-induced device degradation, together with the dynamic performance criterion,
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9.IWC,,;, have not been investigated to any quantitative extent in the literature.
6 tChapter 4 links Lff, 6Vds , and gIWC,,; together in a unified MOSFET scaling
framework, and the study in this section attempts to add the fourth dimension to
this unified framework, namely the hot-carrier effect. Strictly speaking, the appro-
priate quantity that should be introduced to this fourth dimension is the stress char-
acteristics under hot-carrier-induced degradation, such as the shift in Vt, or in linear
transconductance, g,,, with time. However, it is reasonable to use the hot-carrier-
induced currents, lb and _Tg, to represent the device stress characteristics, because
they correlate remarkably well, as proven by numerous studies [18].
5.4.2 Methodology and analysis
In this section, the same methodology introduced in Chapter 4 is followed to de-
duce the scaling relationship between blld, gIld, and the effective channel length,
6 tLff. Then the scaling relationships among IbIld, gIld, Wds , and gIWC,,., can be
deduced from teir dependence on Lff. The dependence of those relationships on
device parameters is discussed with the emphasis on the channel parameter, Vt and
the channel doping profile.
The scaling elationship between .1b1.1d, gl-ld, and Lff is again assumed to be of
the following power-law form:
Bi (V&, Vg,) IbIld Bo Vd,, Vg,) Lf f -1 (vd,, v9 (5.34)
and
Gj(Vd,, Vg, = glld GO(Vd,, Vg,) Lff -19(vd-v91) (5.35)
where -b(Vd, Vg, > and -yg(Vd,, Vg, > are constants, possibly dependent on chan-
nel parameters and source/drain parameters, as defined in Chapter 4 The power-law
hypothesis in Eqs 534 and 535 is tested by nonlinear regression on the data samples
in the same form as that in Eq. 46 of Chapter 4 and the statistical significance is
estimated by the same confidence factor defined in Eq. 47 of Chapter 4.
Fig. 519 shows the experimental relationship between IbIld and Lff for four
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(Vd,, Vg,) V) (1.5 20) (3.0 20) (1.5 30) (3.0 30)
SSR-I 34.5 9.4 47.7 17.3
SSR-II 34.8 9.2 49.9 16.2
1 SSR-11I 35.2 9.0 50.2 17.4
STEP 34.8 9.1 46.5 16.7
Average 34.8 9.2 48.6 16.9
Std. Dev (%) 0.8% 1.9% 3.7% 3.3%
Table 51: _Yb('V,, Vg,) coefficient matrix according to Fig. 519 with index (Vd,, Vg,),
as defined in Eq. 534, and channel doping profile, as shown in Fig. 21.
sets of Vg, and Vd, pairs. The average r factor for all four sets is greater than 098
in the deep-submicron range of interest, Lff < 025 m, which indicates that the
power-form hypothesis in Eqs 534 is statistically significant.
Fig. 520 shows the experimental relationship between _qlld and Lff for two sets
of V., and Vd, pairs with Vd = 3 V. The average r factor for the two sets is greater
than 099 in the deep-submicron range of interest, Lff < 025 ttm, which indicates
that the power-form hypothesis in Eqs 535 is also statistically significant.
Table 5. sows the matrix of -yb(Vd,, Vg,) coefficients with index (Vd,, Vg,) and
channel doping profiles (SSR-I, II, III, STEP). Table 52 shows the matrix of Y-,(Vd,, Vs)
coefficients with the same indices. As the statistics clearly shows, both -yb(Vd,, Vg,)
and -yg(Vd,, Vg,) power coefficients, as defined in Eqs 534 and 535, are insensitive to
the channel doping profile and threshold voltage, Vt, within the experimental range
indicated in Table 21. The standard deviations for all the matrix columns are less
than 4.
Nonetheless, as shown in Figs. 519 and 520, the magnitude of either IbIl or
_1g1_1d at a given Lff is clearly dependent on the channel doping profiles and Vts,
which is reflected in the distinct Bo and Go coefficients, as defined in Eqs 534 and
5.35. Overall speaking, the characteristics of bl-ld vs. Lff are similar to that of
IgIld vs. Lff with respect to the channel doping profiles and Vt-
It is interesting to note that the trend of Bo and Go dependencies on Vt and
channel doping follows exactly that of the A coefficient, as defined in Eq. 44 in
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Figure 519: Measured normalized substrate current, IbIld, as a function of effective
channel length, Lff, at a given drain voltage, Vd = 1.5 V and 3 V for NMOSFETs
with the three SSR and STEP channel dopings described in Fig. 21 and Table. 21
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Figure 520: Measured normalized gate current, -T_l-Td, as a function of effective chan-
nel length, Lff, at a given drain voltage, Vd = 3 V, for NMOSFETs with the three
SSR and STEP channel dopings described in Fig. 21 and Table. 21 in Chapter 2.
q, -2Vand3V.
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(Vd, V,) (V) 1 30 20) 30 3 0 I
SSR-I 1 41.9 37.2 1
SSR-II 40.7 40.6
SSR-III 39.3 38.8
STEP 39.7 39.3
Average M 1 40.4 39.0
ev (%) I 2.9% 3.6%
Table 52: -yg(Vi,, Vg,) coefficient matrix according to Fig. 520 with i dex (V , ),
as defined in E 535, and channel doping profile, as shown in Fig. 21.
Chapter 4. That is, the higher the long channel transconductance, g, the higher
the bl-ld or gl-ld ratios. Also, the trend follows exactly that of the inverse IO
coefficient, as dfined in Eq. 43 in Chapter 4 That is, the better (smaller) the drain-
6 tinduced barrier lowering, bVd-s , the lower the -TblTd or gIld ratios. As discussed in
Chapter 4 it is the trade-off between the two counter balanced trends of the g1WC.
vs. Lff dependence and the vs. Lff dependence on the channel parameters
Wds
that enforces te "universality" i the IWC,., vs. 6vt relationship, as shown
Wds
in Fig. 46 in Chapter 4 Thus, it is a logical extension of the universality between
g,,IWC,,., and Vt to assume also the universality between bl-ld or -Tglfd and 6Vt
6 Vds 6 Vds
and between IIld or 1',11d and g,,IWC,,,;, provided that the Bo and Go coefficients
are properly normalized.
This universality can be derived in a similar fashion to that in Chapter 4 as follows.
By combining Eq. 43 and Eq. 534 or 535, one can hypothesize the following relation:
6 Vt 
IhIl = A Wds) (5.36)
and by combining Eq. 44 and Eq. 534 or 535, one can hypothesize the following
relation:
gmIWC.o. (lh/-Td)' (5.37)
where , :-- and 6 > 0, > are constants (presumably universal) with respect to t
and the channel doping profile, but dependent on Vg, and Vd,. hld is either bIld
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Figure 521: Measured normalized gate current, IgIld, as a function of device speed,
gIWC,,.,, for NMOSFETs with the three SSR and STEP channel dopings described
in Fig. 21 and Table. 21 in Chapter 2.
or gIld. Since it is shown in Fig. 519 and Fig. 520 that the dependencies of IbIld
vs. Lff and gIld vs. Lff are the same with respective to Vt and channel doping
profile, the derivations for both should be the same.
As is indeed shown in Fig. 521, the relationship between ,1WQ,., and -hl-ld is
universal or invariant with respect to Vt and channel doping profile. Not only the
power coefficient, - = 0.50, remains a constant, but also the proportionality
coefficient, A log(--z' = 15.06 15.81, remains rather invariant (the standard
deviation = 202 %). The hypothesis in Eq. 537 is indeed statistically significant
with the confidence factors, r, greater than 090 in all cases.
A similar derivation can be given to show that a universal relationship exists
6 tbetween hIld and Wds ,as shown in Eq. 536, by simply combining Eqs. 537 and
4.5 in Chapter 4.
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The correlation. between gate and substrate currents in NMOSFETs with effective
channel lengths, Lff, down to 0.1 pm is investigated within the general framework
of the lucky-electron model. Experimental data suggest that the correlation coeffi-
cient, 4)b/Di, decreases with decreasing Lff in the 0.1 pm regime. This hot-electron
injection barrier lowering effect is confirmed by numerical simulations which incorpo-
rate the non-equilibrium dynamical effects associated with hot-electron transport in
deep-submicron MOSFETs into the gate current evaluation. The observation made in
comparing the uch more rapid increase in -Tglld with respect to Lff with the slower
increase in JIld with respect to Lff, as shown in Figs. 520 and 59, demonstrates
the increasing decoupling between gate current generation and substrate current gen-
eration, or, between the channel hot-electron injection and the impact ionization,
with decreasing Lff in the deep-submicron regime. This new experimental evidence
suggests the need of using gate current as an indicator to understand deep-submicron
MOSFET degradation mechanisms, rather than using substrate current alone.
The anonymous hot-carrier "cooling" effect is investigated at both room temper-
ature and liquid-nitrogen temperature. The reduction in the normalized substrate
current, IbIld, with decreasing effective channel length, Lff, is not observed from
the experimental data measured on the SSR n-channel MOSFET devices with Lff
down to sub-0.1 pm at room temperature. The slight reduction in IbIld observed at
both 300 K and 77 K from the AT&T Bell Labs MOSFETs is attributed to the device
punclithrough rather than the hot-electron "cooling" effect. The same conclusion is
drawn for the case of p-channel MOSFETs regarding the hot-hole "cooling" effect.
Also, as a complementary test of the hot-electron "cooling" effect, the normalized
gate current, Iglld, is characterized with decreasing Lff, and there is no indica-
tion of gate current reduction with Lff down to sub-0.1 pm regime either. Thus,
for well-behaved silicon MOSFETs, there is no convincing evidence of hot-carrier-
induced current reduction as a manifestation of the hot-carrier "cooling" effect in the
deep-submicron regime.
120
5.5 Conclusion
It is demonstrated that there exist universal trade-off relationships among the
device performance, represented by g,,IWC,.,, the device short-channel effect, repre-
6vtsented by 6 Vds , and the device hot carrier currents, represented by Ibl-ld or gl.[d,
with respect t the channel parameters, the threshold voltage, Vt, and the channel
doping profile. These universal relationships can be put into power-law forms, as
defined in Eqs,, 45, 537, and 536, with excellent statistical significance. With
this scaling methodology, all fundamental quantities of MOSFET scaling are unified
in the deep-submicron regime with Lff down to sub-0.1 m. The future direction
on deep-submicron MOSFET scaling along those lines is also clear. It is important
to investigate the source/drain parameter dependence of the universal relationships
among all fundamental MOSFET scaling quantities. It is expected again that it is
the source/drain parameters that determine the trade-offs among gIWC,, 6 t
6Vds'
and hIld.
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Chapter 6
Conclusion
In this thesis work, physical effects associated with the non-equilibrium dynamics
of the electron transport in the inversion layers of deep-submicron silicon MOSFET
devices are investigated. These effects are the electron velocity overshoot, the hot-
electron injection barrier lowering, and the hot-carrier "cooling" effect. On the theo-
retical side, these macroscopic effects reveal the microscopic mechanisms behind the
unique transport dynamics of high-energy electrons and holes under non-equilibrium
conditions such as high electric fields and electric-field gradients in deep-submicron
MOSFETs. On the practical side, these effects have profound impact on one of the
most important issues regarding the evaluation of silicon MOSFET devices and thus
the ULSI industry, the deep-submicron MOSFET scaling. By pursuing the under-
standing of these physical effects from the perspective of MOSFET scaling, one can
take a different view of the MOSFET scaling issues from the traditional one based
on the classical scaling theory, and thus follow a new methodology that is theoret-
ically plausible and practically efficient to unify all fundamental quantities in deep-
submicron MOSFET scaling and providing the insight of deep-submicron MOSFET
design.
Extensive effort is made to design and fabricate well-behaved silicon MOSFETs
with effective channel lengths down to sub-0.1 m in order to provide accurate experi-
mental data for investigating the physical effects mentioned above. High performance
sub-0.1 gm MOSFET devices (SSR MOSFETs) using X-ray lithography, self-aligned
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Z ZCOS'2 silicide formed by T'lCo laminates, super-steep retrograde channel doping,
and ultra-shallow source/drain extension structure with "halo" doping are demon-
strated in this thesis work. These SSR n-channel MOSFETs exhibit very high satu-
ration current drive and transconductance with minimal short-channel effects. They
have achieved the best-to-date performance with a given amount of short-channel
effect. X-ray lithography is proven to be a highly promising lithography technology
for deep-submicron MOSFET fabrication. The ultra-shallow source/drain extension
structure coupled with TilCo bimetallic COS'2 silicide used in this thesis work is
demonstrated to be highly effective in controlling short-channel effects and minimiz-
ing parasitic resistance. Super-steep retrograde channel doping is shown to be highly
effective in preventing device punchthrough, while maintaining the device electro-
66atlic integrity. The excellent overall behavior of these SSR MOSFETs, i.e, high
performance, well-controlled short-channel effects, and minimal leakage currents, is
essential for unambiguous device measurements that ensure accurate experimental
data for the investigation of deep-submicron MOSFET physics.
The electron velocity overshoot phenomenon in silicon inversion layers is experi-
mentally investigated using high performance SSR n-channel MOSFETs with effective
channel lengths down to sub-0.1 m. It is found that the average electron velocity is
not yet in the vershoot regime even for the best performing SSR MOSFET devices.
From the perspective of deep-submicron MOSFET scaling, there exists a trade-off
between the electron velocity and the device short-channel effects, such as the drain-
induced barrier lowering effect and the punchthrough effect. The higher the electron
velocity, the more pronounced is the short-channel effects, and the higher is the rate
at which the short-channel effects increase with decreasing device effective channel
lengths or increasing electron velocities. For the SSR MOSFET devices with an ac-
ceptable amount of drain-induced barrier lowering, = mV/V, to break the
Wds
barrier of the electron saturation velocity at room temperature, V"'t = 1.0 X 107 CM/s,
the low-field electron mobility has to increase by 43%. This suggests the use of
low-temperature (e.g., liquid-nitrogen temperature) silicon MOSFETs or compound
semiconductor structures such as Si - Ge FETs to push the frontier of the trade-off
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constraint between the electron velocity and the short-channel effects.
The correlation between gate and substrate currents in n-channel MOSFETs with
effective channel lengths down to 0.1 pm is investigated within the general framework
of the lucky-electron model. It is found for the first time that the correlation coeffi-
cient, 4)b/4)i, decreases with decreasing Lff in the 0.1 /tm regime. This hot-electron
injection barrier lowering effect is confirmed by numerical simulations which incor-
porate the non-equilibrium dynamical effects associated with hot-electron transport
in deep-submicron MOSFETs into the gate current evaluation. By comparing the
much more rapid increase in 1,11d with respect to Lff with the slower increase in
Ibl-ld with respect to Lff, it is demonstrated that the decoupling between channel
hot-electron injection and impact ionization increases rapidly with decreasing Lff
in the deep-submicron regime. This new experimental evidence suggests the need of
using gate current as an indicator to investigate deep-submicron MOSFET degrada-
tion mechanisms, rather than using substrate current alone. Monte-Carlo simulations
can greatly benefit the further investigation of this new-found hot-electron injection
barrier lowering effect by providing the theoretical confirmation on the energy dis-
tribution and te lateral electric field distribution and thus predicting other possible
effects as a result of the injection barrier lowering in the deep-submicron regime. It is
also of great interest to investigate this effect at low temperatures, such as 77 K and
4.2 K, as this effect is expected to be more pronounced if it is indeed a consequence
of hot-electron non-equilibrium transport dynamics.
The anonymous hot-carrier "cooling" effect is investigated at both room temper-
ature and liquid-nitrogen temperature. The reduction in the normalized substrate
current, IbIld, with decreasing effective channel length, Lff, is not observed from
the experimental data obtained from the SSR n-channel MOSFET devices with Lff
down to sub-0.1 gm at room temperature. The slight reduction in -lbl-rd observed
at both 300 K and 77 K from the AT&T Bell Labs MOSFETs is attributed to the
device punchthrough rather than the hot-electron "cooling" effect. The same conclu-
sion is drawn for the case of p-channel MOSFETs regarding the hot-hole "cooling"
effect. Also, as a complementary test of the hot-electron "cooling" effect, the nor-
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malized gate current, gIld, is characterized with decreasing Lff. It is found that
there is no indication of gate current reduction with Lff down to sub-0.1 m regime
either. Thus, for well-behaved silicon MOSFETs, there is no convincing evidence of
hot-carrier-induced current reduction as a manifestation of the hot-carrier "cooling"
effect in the deep-submicron regime. Future work in this area could be to investi-
gate the low-temperature behavior of the hot-carrier-induced currents in the deep-
submicron regime in the anticipation of their reductions due to the enhancement of
the quasi-ballistic transport.
The scaling relationships among all the fundamental quantities of deep-submicron
MOSFETs, device speed gIWC,,,,, drain-induced barrier lowering (DIBL), 6t
6Vds'
effective channel length, Lff, and hot-carrier-induced currents, IbIld or 1.91Id, are in-
vestigated with both device measurements and numerical simulations following a new
methodology using nonlinear regressions. The dependence of these relationships on
the particular set of channel and source/drain parameters is studied experimentally
and by numerical simulations. With this new scaling methodology, all fundamental
quantities of MOSFET scaling are unified in the deep-submicron regime with Lff
down to sub-0.1 pm. The key findings are summarized as follows: (a) the scaling re-
lationships can be expressed in appropriate power-law forms with excellent statistical
significance for both experimental and simulation data samples; (b) there exist uni-
versal trade-off relationships among the device performance, the device short-channel
effect, and the device hot carrier currents, with respect to the channel parameters,
the threshold voltage, Vt, and the channel doping profile. (c) the relationship be-
tween gIWC,,, and Vt with Lff as an implicit variable is not only insensitive
6 Vds
to Vt and channel doping profiles, but also gate-oxide thickness, t,.,, within their re-
spective experimental ranges; (d) the trade-off between device performance and the
short-channel effect, i.e., IWC,,., vs. 6Vt is dominated by the source/drain pa-
6 Vds
rameters. The future direction on deep-submicron MOSFET scaling along those lines
is also clear. It is important to investigate the source/drain parameter dependence of
the universal relationships among all fundamental MOSFET scaling quantities. It is
expected again that it is the source/drain parameters that determine the trade-offs
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6 tamong gIWC,.,, 6Vds , and h/ld.
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